

2021 25th International Symposium on VLSI Design and Test (V DAT 2021)

**Surat, India
16 – 18 September 2021**



**IEEE Catalog Number: CFP2172Y-POD
ISBN: 978-1-6654-1993-2**

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP2172Y-POD
ISBN (Print-On-Demand):	978-1-6654-1993-2
ISBN (Online):	978-1-6654-1992-5

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Session-wise List of Papers

Session 1 : VLSI Design

An All-CMOS Supply, Temperature and Process Invariant Hybrid Current Reference For Power Efficient IoT Applications.....1

Tapse Soumya; Jandhyala Srivatsava and Banthi Adithya

Radiation Hardened Area-Efficient 10T SRAM Cell for Space Applications.....5

Ahmad Sayeed; Alam Naushad and Hasan Mohd.

Broadband CMOS RF Logarithmic Power Detector for sub-6 GHz 5G Applications.....11

Katre Saurabh; Tirmanwar Shubham and Ghosh Debapratim

Analytical Modelling of a CMOS Inter Spike Interval Decoder for Resistive Crossbar based Brain Inspired Computing.....15

Vohra, Sahibia Kaur; Thomas Sherin; Sakare Mahendra and Das Devarshi

Session2: Devices Modeling and Emerging Devices/Material Technologies

Comprehensive Study and Photovoltaic Performance Analysis of Eco-friendly Perovskite Solar Cell.....19

Bhatt Shubham; Pathak Chetan and Pandey Saurabh Kumar

High Sensitivity and Power Efficient Heater Structure for Bulk Micromachined Thermal Accelerometer.....24

Mukherjee Rahul; Basu Joydeep and Guha Prasanta

Behaviour of FinFET Inverter's Effective Capacitances in Low-Voltage Domain.....28

Yadav Sarita; Chauhan Nitanshu; Pandey Archana; Pratap Rajendra and Bulusu Anand

Modeling of Thermal Properties of Semiconducting Monolayer MoSe₂ and WSe₂.....33

Bhateja Yuvam; Palathinkal Joshua Roy; Mandal Tamajeet; Roy Pronay and Saha Dipankar

Behavior of LDMOS transistors at cryogenic temperature - An experiment based analysis.....39

Kaushal Kumari Neeraj and Mohapatra Nihar Ranjan

Session 3: VLSI Design

A Multi-Octave Frequency Range SerDes with a DLL Free Receiver.....43

Thukral Raman; Goswami Mohit; Jagtap Sharayu; Goyal Sandeep and Gupta Shalabh

Quantum Circuit Design of RECTANGLE Lightweight Cipher.....49

P. Saravanan; J Jenitha; S.R. Aasish and S Sanjana

High Speed and Power Efficient Multiplexer based Matrix Vector Multiplication for LSTM Network.....53

Joseph Tresa and T. S. Bindiya

A 82 μ W Mixed-Mode sub-1V Bandgap reference with 25 ppm/0C Temperature Co-efficient with Simultaneous PTAT Generation.....57

T.R. Varun; Nagulapalli Rajasekhar and Raja Immanuel

Session 4: CAD for VLSI and Hardware Security/Testing and Verification

Automated Design of Analog Circuits using Machine Learning Techniques.....61
S. Devi; Tilwankar, Gourav and Zele Rajesh H

A Randomized Montgomery Powering Ladder Exponentiation for Side-Channel Attack Resilient RSA and Leakage Assessment.....67
Kolagatla Venkata Reddy; J. Mervin; Darbar Shabbir B; Selvakumar David and Saha Sankha

On Disabling Prefetcher to Amplify Cache Side Channels.....71
Boran, Nirmal Kumar; Pinto Kenrick and Menezes Bernard

Formal Verification and Analysis of a Pseudo Random Number Generator.....77
Selvakumar David; J. Mervin; Pattanshetty Shashikala and Desalphine Vivian

Session 5: VLSI Design

Energy Efficient, Hamming Code Technique for Error Detection/Correction Using In-Memory Computation.....83
Mythrai; Pragada Pragna; S. Kavitha; Singh Pooran; Shah Ambika Prasad; Vishvakarma Santosh Kumar and Reniwal, Bhupendra Singh

Assessment of Emerging Graphene based Network-on-chip for Integrated Circuit Design.....87
Gupta, Yatin K.; Agrawal Yash; Parekh Rutu and Gohel Bakul

Dual Stage Encoding Technique to Minimize Cross Coupling across NoC Links.....91
Dev S. Sharon; S. M. Krishna; S. S. Archana; George Kunthara Rose; K. Neethu and K. James Rekha

Design and Implementation of Optimized Register File for Streaming Applications.....97
Patan Ayazulla Khan; Stathis Dimitrios; Pudi Dhilleswara Rao; Yang Yu; Boppu Srinivas and Hemani Ahmed

Session 6: FPGA based Design and Embedded Systems

A Hardware-Software Co-design based Approach for the Development of a Distributed DAQ System using FPGA.....101
Krishnan, Abi K.; M.H. Supriya and S. Nalesh

Hardware Acceleration of SpMV Multiplier for Deep Learning.....107
M. Mahesh; S. Nalesh and S. Kala

FPGA based High Frequency Clock Phase Difference Measurement and Correction.....113
Mulay, Ganesh A; Patel, Himanshu; Gupta, Manish; Ghodadra, Kiral

FPGA Implementation of Different Stochastic Biochemical Reactions Involved in a Cell.....117
Barman (Mandal) Soma; Acharya Moumita; Basu Samik and Chakrabarti Amlan

Session 7: VLSI Design/ FPGA and Embedded Systems

- Design of Energy Efficient TSPC based D-Flip Flop for CNTFET Technology.....121
Lakshmi Bhanu Prakash Reddy Konduru; K. B. Dheeraj Kumar and Pudi Vikram Kumar
- CNTFET Based Low Power Repeaters for On-Chip Interconnect System.....125
Pathade Takshashila A; Agrawal Yash; Mekala Girish Kumar and Parekh Rutu
- A Hardware Generator for Posit Arithmetic and its FPGA Prototyping.....129
Shekhawat Diksha; Jangir Apoorva and Pandey Jai Gopal
- Area-Time Scalable High Radix Montgomery Modular Multiplier for Large Modulus.....135
Kolagatla Venkata Reddy; Desalphine Vivian and Selvakumar David
- Light FPGA: Scalable and Automated FPGA Acceleration of Light GBM for Machine Learning Applications.....139
Kanani Alish; Vaidya Swar and Agarwal Harshit

Session 8: Devices Modelling and Emerging Devices

- Process Development for Very Deep etching of Silicon using Two Layer Masks for Fabrication of Mechanically Decoupled MEMS Gyroscope.....145
Sharma Deepak Kumar; John Jiju; Supriya Gogulapati; Jambhalikar Ashwini and Giridhar M.S.
- Performance Comparison of Single Level STT and SOT MRAM Cells for Cache Applications.....149
Nehra Vikas and Sura Ashish
- Analysis of Standard Cells performance for In_{0.53}Ga_{0.47}As FinFET with underlap fin length for High Speed Applications.....153
Pathak Jay and Darji Anand D.