

2021 IEEE Nordic Circuits and Systems Conference (NorCAS 2021)

**Virtual Conference
26 – 27 October 2021**



IEEE Catalog Number: CFP21828-POD
ISBN: 978-1-6654-0713-7

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21828-POD
ISBN (Print-On-Demand):	978-1-6654-0713-7
ISBN (Online):	978-1-6654-0712-0

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

BRIDGING THE GAP BETWEEN DESIGN AND SIMULATION OF LOW VOLTAGE CMOS CIRCUITS.....	1
<i>Cristina Missel Adornes, Deni Germano Alves Neto, Márcio Cherem Schneider, Carlos Galup-Montoro</i>	
A 0.8-V, 2.88-GHZ DOUBLE-TAIL LATCHED COMPARATOR IN 22-NM FDSOI CMOS TECHNOLOGY	6
<i>Harshitha Basavaraju, David Borggreve, Enno Boehme, Frank Vanselow, Erkan Nevzat Isa, Linus Maurer</i>	
CHISELVERIFY: AN OPEN-SOURCE HARDWARE VERIFICATION LIBRARY FOR CHISEL AND SCALA	12
<i>Andrew Dobis, Tjark Petersen, Hans Jakob Damsgaard, Kasper Juul Hesse Rasmussen, Enrico Tolotto, Simon Thye Andersen, Richard Lin, Martin Schoeberl</i>	
AN LO FREQUENCY TRIPLER WITH PHASE SHIFTER AND DETECTOR IN 28NM FD-SOI CMOS FOR 28-GHZ TRANSCEIVERS	19
<i>Rikard Gannedahl, Henrik Sjöland</i>	
SIGNAL INTEGRITY IN HIGH SPEED 3D IC DESIGN - A CASE STUDY	26
<i>Shadi Ms Harb, William Eisenstadt</i>	
BROADBAND ANALOG PREDISTORTION CIRCUITS UTILIZING DERIVATIVE SUPERPOSITION	31
<i>Sauli Haukka, Jere Rusanen, Alok Sethi, Aarno Pärssinen, Timo Rahkonen, Janne P. Aikio</i>	
A METHODOLOGY FOR AUTOMATED MINING OF COMPACT AND ACCURATE ASSERTION SETS.....	36
<i>Mohammad Reza Heidari Iman, Jaan Raik, Maksim Jenihhin, Gert Jervan, Tara Ghasempouri</i>	
ANALYSIS AND DESIGN OF START-UP CIRCUITS FOR A 48 V-12 V SWITCHED-CAPACITOR CONVERTER IN A 180 NM SOI PROCESS.....	43
<i>Markus Mogensen Henriksen, Dennis Øland Larsen, Pere Llimós Muntal</i>	
DESIGN OF LOW POWER VLSI ARCHITECTURE FOR CLASSIFICATION OF ARRHYTHMIC BEATS USING DNN FOR WEARABLE DEVICE APPLICATIONS	50
<i>Meenali Janveja, Mayank Tantuway, Ketan Chaudhari, Gaurav Trivedi</i>	
LINEARITY BOOSTING TECHNIQUE WITH ADAPTIVE SAMPLING SWITCH ASSISTED BY SIGNAL PREDICTION FOR MULTI-CHANNEL ADCS IN STANDARD CMOS PROCESS.....	56
<i>Zihao Jiao, Xiaofei Wang, Hongrui Luo, Jie Zhang, Ruizhi Zhang, Hong Zhang</i>	
LOW POWER CMOS THYRISTOR-BASED RELAXATION OSCILLATOR WITH EFFICIENT CURRENT COMPENSATION	61
<i>Marcel Jotschke, Gokulkumar Palanisamy, Wilmar Carvajal Ossa, Harsha Prabakaran, Jeongwook Koh, Matthias Kuhl, Wolfgang H. Krautschneider, Torsten Reich, Christian Mayr</i>	
UNIFIED OPENCL INTEGRATION METHODOLOGY FOR FPGA DESIGNS	66
<i>Topi Leppänen, Panagiotis Mousoulotis, Georgios Keramidas, Joonas Multanen, Pekka Jääskeläinen</i>	

RTL DELAY PREDICTION USING NEURAL NETWORKS	73
<i>Daniela Sánchez Lopera, Lorenzo Servadei, Vishwa Priyanka Kasi, Sebastian Prebeck, Wolfgang Ecker</i>	
MACHINE LEARNING APPROACH FOR ACCELERATING SIMULATION-BASED FAULT INJECTION.....	80
<i>Li Lu, Junchao Chen, Anselm Breitenreiter, Oliver Schrape, Markus Ulbricht, Milos Krstic</i>	
A 25.6-27.5GHZ PHASE-LOCKED LOOP FOR SERDES TRANSCEIVER CLOCKING IN 5NM FINFET	86
<i>Ping Lu</i>	
LOW-COMPLEXITY UNIDIMENSIONAL CNN BASED BRAIN SPELLER FOR EMBEDDED PLATFORMS	90
<i>Giovanni Mezzina, Daniela De Venuto</i>	
A DIGITAL SWITCHING SCHEME TO REDUCE DAC GLITCHES USING CODE-DEPENDENT RANDOMIZATION.....	96
<i>Oscar Morales Chacón, J Jacob Wikner, Atila Alvandpour, Litter Siek</i>	
INTELLIGENT COGNITIVE RADIO ARCHITECTURE APPLYING MACHINE LEARNING AND RECONFIGURABILITY	101
<i>Jari Nurmi, Darshika G. Perera</i>	
AN ARCHITECTURE FOR ULTRA-LOW-VOLTAGE ULTRA-LOW-POWER COMPRESSED SENSING-BASED ACQUISITION SYSTEMS	107
<i>Carmine Paolino, Fabio Pareschi, Mauro Mangia, Riccardo Rovatti, Gianluca Setti</i>	
ACCELERATOR INTERFACE FOR PATMOS	114
<i>Clemens Pircher, Alexander Baranyai, Christoph Lehr, Martin Schoeberl</i>	
LOCAL: LOW-COMPLEX MAPPING ALGORITHM FOR SPATIAL DNN ACCELERATORS.....	121
<i>Midia Reshadi, David Gregg</i>	
A TWO-STAGE SINGLE-ENDED OTA WITH IMPROVED COMPOSITE TRANSISTORS.....	128
<i>Luis Henrique Rodvalho, Cesar Ramos Rodrigues, Orazio Aiello</i>	
CMOS INVERTER LINEARIZATION TECHNIQUE WITH ACTIVE SOURCE DEGENERATION.....	135
<i>Luis Henrique Rodvalho, Cesar Ramos Rodrigues, Orazio Aiello</i>	
LOW-VOLTAGE ENERGY EFFICIENT NEURAL INFERENCE BY LEVERAGING FAULT DETECTION TECHNIQUES.....	141
<i>Mehdi Safarpour, Tommy Z. Deng, John Massingham, Lei Xun, Mohammad Sabokrou, Olli Silvén</i>	
HIGH-LEVEL SYNTHESIS IMPLEMENTATION OF AN ACCURATE HEVC INTERPOLATION FILTER ON AN FPGA	146
<i>Panu Sjövall, Matti Rasinen, Ari Lemmetti, Jarno Vanne</i>	
A GATE VOLTAGE SENSING RIPPLE REDUCTION CONTROL TECHNIQUE FOR SWITCHED-CAPACITOR DC-DC CONVERTERS	153
<i>Christian Westmark Sønnichsen, Paul Stephansson</i>	
CLOCK TREE GENERATION BY ABUTMENT IN SYNCHOROS VLSI DESIGN.....	160
<i>Dimitrios Stathis, Panagiotis Chaourani, Syed M. A. H. Jafri, Ahmed Hemani</i>	

POWERLINE COMMUNICATION SYSTEM-ON-CHIP IN 180 NM HARSH ENVIRONMENT SOI TECHNOLOGY	167
<i>Tobias Stuckenberg, Malte Rücker, Niklas Rother, Rochus Nowosielski, Frank Wiese, Holger Blume</i>	
APPROXIMATE FEATURE EXTRACTION FOR LOW POWER EPILEPTIC SEIZURE PREDICTION IN WEARABLE DEVICES	172
<i>Zain Taufique, Anil Kanduri, Muhammad Awais Bin Altaf, Pasi Liljeberg</i>	
SUBTHRESHOLD POWER PC AND NAND RACE-FREE FLIP-FLOPS IN FREQUENCY DIVIDER APPLICATIONS	179
<i>Somayeh Hossein Zadeh, Trond Ytterdal, Snorre Aunet</i>	
A 7.2 μ W MAGNITUDE/PHASE BIO-IMPEDANCE MEASUREMENT FRONT-END WITH PWM OUTPUT IN 0.18 μ M CMOS.....	185
<i>Milad Zamani, Yasser Rezaeiyan, Omid Shoaeei, Farshad Moradi</i>	
APPROXIMATE COMPUTATION ON COMMODITY COMPUTERS THROUGH BIT-SERIAL PROCESSING.....	190
<i>Chuanjun Zhang, Shivangi Katiyar, Mitch Diamond, Olivier Franza</i>	

Author Index