

2021 58th ACM/IEEE Design Automation Conference (DAC 2021)

**Virtual Conference
5-9 December 2021**

Pages 1-684



**IEEE Catalog Number: CFP21DAC-POD
ISBN: 978-1-6654-3275-7**

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21DAC-POD
ISBN (Print-On-Demand):	978-1-6654-3275-7
ISBN (Online):	978-1-6654-3274-0
ISSN:	0738-100X

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

10.1	HADFL: Heterogeneity-Aware Decentralized Federated Learning Framework	1
	<i>Jing Cao, Zirui Lian, Weihong Liu, Zongwei Zhu, Cheng Ji</i>	
10.2	RegHD: Robust and Efficient Regression in Hyper-Dimensional Learning System	7
	<i>Alejandro Hernández Cano, Cheng Zhou, Xunzhao Yin, Mohsen Imani</i>	
10.3	A3C-S: Automated Agent Accelerator Co-Search towards Efficient Deep Reinforcement Learning	13
	<i>Yonggan Fu, Yongan Zhang, Chaojian Li, Zhongzhi Yu, Yingyan Lin</i>	
10.4	AID: Attesting the Integrity of Deep Neural Networks	19
	<i>Omid Aramoon, Pin-Yu Chen, Gang Qu</i>	
11.1	MAT: Processing In-Memory Acceleration for Long-Sequence Attention	25
	<i>Minxuan Zhou, Yunhui Guo, Weihong Xu, Bin Li, Kevin W. Eliceiri, Tajana Rosing</i>	
11.2	JPDHeap: A JVM Heap Design for PM-DRAM Memories	31
	<i>Litong You, Tianxiao Gu, Shengan Zheng, Jianmei Guo, Sanhong Li, Yuting Chen, Linpeng Huang</i>	
11.3	SFLU: Synchronization-Free Sparse LU Factorization for Fast Circuit Simulation on GPUs	37
	<i>Jianqi Zhao, Yao Wen, Yuchen Luo, Zhou Jin, Weifeng Liu, Zhenya Zhou</i>	
11.4	PIM-Quantifier: A Processing-in-Memory Platform for mRNA Quantification	43
	<i>Fan Zhang, Shaahin Angizi, Naima Ahmed Fahmi, Wei Zhang, Deliang Fan</i>	
12.1	Network-on-Interposer Design for Agile Neural-Network Processor Chip Customization	49
	<i>Mengdi Wang, Ying Wang, Cheng Liu, Lei Zhang</i>	
12.2	Distilling Arbitration Logic from Traces using Machine Learning: A Case Study on NoC	55
	<i>Yuan Zhou, Hanyu Wang, Jieming Yin, Zhiru Zhang</i>	
12.3	Topology Agnostic Virtual Channel Assignment and Protocol Level Deadlock Avoidance in a Network-on-Chip	61
	<i>Anup Gangwar, Ravishankar Sreedharan, Ambica Prasad, Nitin Kumar Agarwal, Sri Harsha Gade</i>	
12.4	AdEle: An Adaptive Congestion-and-Energy-Aware Elevator Selection for Partially Connected 3D NoCs	67
	<i>Ebadollah Taheri, Ryan G. Kim, Mahdi Nikdast</i>	
13.1	Quantifying Rowhammer Vulnerability for DRAM Security	73
	<i>Yichen Jiang, Hui Feng Zhu, Dean Sullivan, Xiaolong Guo, Xuan Zhang, Yier Jin</i>	
13.2	HLock: Locking IPs at the High-Level Language	79
	<i>Md Rafid Muttaki, Roshanak Mohammadiojdan, Mark Tehranipoor, Farimah Farahmandi</i>	
13.3	SACReD: An Attack Framework on SAC Resistant Delay-PUFs Leveraging Bias and Reliability Factors	85
	<i>Durba Chatterjee, Urbi Chatterjee, Debdeep Mukhopadhyay, Aritra Hazra</i>	

13.4	Fortifying RTL Locking Against Oracle-Less (Untrusted Foundry) and Oracle-Guided Attacks	91
	<i>Nimisha Limaye, Animesh B. Chowdhury, Christian Pilato, Mohammed T.M. Nabeel, Ozgur Sinanoglu, Siddharth Garg, Ramesh Karri</i>	
14.1	Move-On-Modify: An Efficient yet Crash-Consistent Update Strategy for Interlaced Magnetic Recording	97
	<i>Yuhong Liang, Ming-Chang Yang</i>	
14.2	Reinforcement Learning-Assisted Cache Cleaning to Mitigate Long-Tail Latency in DM-SMR	103
	<i>Yungang Pan, Zhiping Jia, Zhaoyan Shen, Bingzhe Li, Wanli Chang, Zili Shao</i>	
14.3	OpenMem: Hardware/Software Cooperative Management for Mobile Memory System	109
	<i>Fei Wen, Mian Qin, Paul Gratz, Narasimha Reddy</i>	
14.4	MobileSwap: Cross-Device Memory Swapping for Mobile Devices	115
	<i>Changlong Li, Liang Shi, Chun Jason Xue</i>	
15.1	Bayesian Inference Based Robust Computing on Memristor Crossbar	121
	<i>Di Gao, Qingrong Huang, Grace Li Zhang, Xunzhao Yin, Bing Li, Ulf Schlichtmann, Cheng Zhuo</i>	
15.2	Secure Logic Locking with Strain-Protected Nanomagnet Logic	127
	<i>Naimul Hassan, Alexander J. Edwards, Dhritiman Bhattacharya, Mustafa M. Shihab, Varun Venkat, Peng Zhou, Xuan Hu, Shamik Kundu, Abraham P. Kuruvila, Kanad Basu, Jayasimha Atulasimha, Yiorgos Makris, Joseph S. Friedman</i>	
15.3	qSeq: Full Algorithmic and Tool Support for Synthesizing Sequential Circuits in Superconducting SFQ Technology	133
	<i>Ghasem Pasandi, Massoud Pedram</i>	
15.4	Tamper-Resistant Optical Logic Circuits Based on Integrated Nanophotonics	139
	<i>Jun Shiomi, Shuya Kotsugi, Boyu Dong, Hidetoshi Onodera, Akihiko Shinya, Masaya Notomi</i>	
16.1	MyML: User-Driven Machine Learning	145
	<i>Vidushi Goyal, Valeria Bertacco, Reetuparna Das</i>	
16.2	ZeroBN: Learning Compact Neural Networks for Latency-Critical Edge Systems	151
	<i>Shuo Huai, Lei Zhang, Di Liu, Weichen Liu, Ravi Subramaniam</i>	
16.3	Elmprove – Optimizing Energy and Comfort in Buildings based on Formal Semantics and Reinforcement Learning	157
	<i>Sagar Verma, Supriya Agrawal, Venkatesh R., Ulka Shrotri, Srinarayana Nagarathinam, Rajesh Jayaprakash, Aabriti Dutta</i>	
16.4	Enabling On-Device Model Personalization for Ventricular Arrhythmias Detection by Generative Adversarial Networks	163
	<i>Zhenge Jia, Feng Hong, Lichuan Ping, Yiyu Shi, Jingtong Hu</i>	
17.1	Attentional Transfer is All You Need: Technology-aware Layout Pattern Generation	169
	<i>Xiaopeng Zhang, Haoyu Yang, Evangeline F.Y. Young</i>	
17.2	A Two-Stage Neural Network Classifier for Data Imbalanced Problem with Application to Hotspot Detection	175
	<i>Bingshu Wang, Lanfan Jiang, Wenxing Zhu, Longkun Guo, Jianli Chen, Yao-Wen Chang</i>	

17.3	Subresolution Assist Feature Insertion by Variational Adversarial Active Learning and Clustering with Data Point Retrieval	181
	<i>Sean Shang-En Tseng, Iris Hui-Ru Jiang, James P. Shiely</i>	
17.4	NeurFill: Migrating Full-Chip CMP Simulators to Neural Networks for Model-Based Dummy Filling Synthesis	187
	<i>Junzhe Cai, Changhao Yan, Yuzhe Ma, Bei Yu, Dian Zhou, Xuan Zeng</i>	
18.1	A Compute-in-Memory Architecture Compatible with 3D NAND Flash that Parallely Activates Multi-Layers	193
	<i>Liang Zhao, Chu Yan, Fan Yang, Shifan Gao, Gabriel Rosca, Dan Manea, Zhichao Lu, Yi Zhao</i>	
18.2	Efficient Error-Correcting-Code Mechanism for High-Throughput Memristive Processing-in-Memory	199
	<i>Orian Leitersdorf, Ben Perach, Ronny Ronen, Shahar Kvatinsky</i>	
18.3	GCiM: A Near-Data Processing Accelerator for Graph Construction	205
	<i>Lei He, Ying Wang, Shengwen Liang, Huawei Li, Xiaowei Li</i>	
18.4	Max-PIM: Fast and Efficient Max/Min Searching in DRAM	211
	<i>Fan Zhang, Shaahin Angizi, Deliang Fan</i>	
19.1	GNN4IP: Graph Neural Network for Hardware Intellectual Property Piracy Detection	217
	<i>Rozhin Yasaei, Shih-Yuan Yu, Emad Kasaeyan Naeni, Mohammad Abdullah Al Faruque</i>	
19.2	Shortest Path to Secured Hardware: Domain Oriented Masking with High-Level-Synthesis	223
	<i>Rajat Sadhukhan, Sayandeep Saha, Debdeep Mukhopadhyay</i>	
19.3	Securing Hardware via Dynamic Obfuscation Utilizing Reconfigurable Interconnect and Logic Blocks	229
	<i>Gaurav Kolhe, Soheil Salehi, Tyler David Sheaves, Houman Homayoun, Setareh Rafatirad, Sai Manoj P.D., Avesta Sasan</i>	
19.4	A Resource Binding Approach to Logic Obfuscation	235
	<i>Michael Zuzak, Yuntao Liu, Ankur Srivastava</i>	
20.1	An Energy-Efficient Low-Latency 3D-CNN Accelerator Leveraging Temporal Locality, Full Zero-Skipping, and Hierarchical Load Balance	241
	<i>Changchun Zhou, Min Liu, Siyuan Qiu, Yifan He, Hailong Jiao</i>	
20.2	Dataflow Mirroring: Architectural Support for Highly Efficient Fine-Grained Spatial Multitasking on Systolic-Array NPU	247
	<i>Jounghoo Lee, Jinwoo Choi, Jaeyeon Kim, Jinho Lee, Youngsok Kim</i>	
20.3	RASA: Efficient Register-Aware Systolic Array Matrix Engine for CPU	253
	<i>Geonhwa Jeong, Eric Qin, Ananda Samajdar, Christopher J. Hughes, Sreenivas Subramoney, Hyesoon Kim, Tushar Krishna</i>	
20.4	FIXAR: A Fixed-Point Deep Reinforcement Learning Platform with Quantization-Aware Training and Adaptive Parallelism	259
	<i>Je Yang, Seongmin Hong, Joo-Young Kim</i>	
21.1	SmartBoost: Lightweight ML-Driven Boosting for Thermally-Constrained Many-Core Processors	265
	<i>Martin Rapp, Mohammed Bakr Sikal, Heba Khdr, Jörg Henkel</i>	

21.2	ST2 GPU: An Energy-Efficient GPU Design with Spatio-Temporal Shared-Thread Speculative Adders	271
	<i>Vijay Kandiah, Ali Murat Gök, Georgios Tziantzioulis, Nikos Hardavellas</i>	
21.3	Synergically Rebalancing Parallel Execution via DCT and Turbo Boosting	277
	<i>Sandro M. Marques, Thiarles S. Medeiros, Fábio D. Rossi, Marcelo C. Luizelli, Antonio Carlos S. Beck, Arthur F. Lorenzon</i>	
21.4	SPROUT - Smart Power ROUting Tool for Board-Level Exploration and Prototyping	283
	<i>Rassul Bairamkulov, Abinash Roy, Mali Nagarajan, Vaishnav Srinivas, Eby G. Friedman</i>	
22.1	SHORE: Hardware/Software Method for Memory Safety Acceleration on RISC-V	289
	<i>Hsu-Kang Dow, Tuo Li, William Miles, Sri Parameswaran</i>	
22.2	DeepStrike: Remotely-Guided Fault Injection Attacks on DNN Accelerator in Cloud-FPGA	295
	<i>Yukui Luo, Cheng Gongye, Yunsi Fei, Xiaolin Xu</i>	
22.3	SGX-FPGA: Trusted Execution Environment for CPU-FPGA Heterogeneous Architecture	301
	<i>Ke Xia, Yukui Luo, Xiaolin Xu, Sheng Wei</i>	
22.4	ROLoad: Securing Sensitive Operations with Pointee Integrity	307
	<i>Wende Tan, Yuan Li, Chao Zhang, Xingman Chen, Songtao Yang, Ying Liu, Jianping Wu</i>	
22.5	DIALED: Data Integrity Attestation for Low-end Embedded Devices	313
	<i>Ivan De Oliveira Nunes, Sashidhar Jakkamsetti, Gene Tsudik</i>	
22.6	Rewrite to Reinforce: Rewriting the Binary to Apply Countermeasures against Fault Injection	319
	<i>Pantea Kiaei, Cees-Bart Breunese, Mohsen Ahmadi, Patrick Schaumont, Jasper van Woudenberg</i>	
23.1	UPTPU: Improving Energy Efficiency of a Tensor Processing Unit through Underutilization Based Power-Gating	325
	<i>Pramesh Pandey, Noel Daniel Gundi, Koushik Chakraborty, Sanghamitra Roy</i>	
23.2	Enabling the Design of Behavioral Systems-on-Chip	331
	<i>Santosh Shetty, Benjamin Carrion Schaefer</i>	
23.3	DANCE: Differentiable Accelerator/Network Co-Exploration	337
	<i>Kanghyun Choi, Deokki Hong, Hojae Yoon, Joonsang Yu, Youngsok Kim, Jinho Lee</i>	
23.4	New Regular Expressions on Old Accelerators	343
	<i>Jackson Woodruff, Michael F.P. O'Boyle</i>	
23.5	Property-Driven Automatic Generation of Reduced-ISA Hardware	349
	<i>Nathaniel Bleier, John Sartori, Rakesh Kumar</i>	
23.6	BHDL: A Lucid, Expressive, and Embedded Programming Language and System for PCB Designs	355
	<i>Hebi Li, Youbiao He, Qi Xiao, Jin Tian, Forrest Sheng Bao</i>	
24.1	Neuromorphic Algorithm-hardware Codesign for Temporal Pattern Learning	361
	<i>Haowen Fang, Brady Taylor, Ziru Li, Zaidao Mei, Hai Li, Qinru Qiu</i>	
24.2	In-Hardware Learning of Multilayer Spiking Neural Networks on a Neuromorphic Processor	367
	<i>Amar Shrestha, Haowen Fang, Daniel Patrick Rider, Zaidao Mei, Qinru Qiu</i>	

24.3	Noise-Robust Deep Spiking Neural Networks with Temporal Information	373
	<i>Seongsik Park, Dongjin Lee, Sungroh Yoon</i>	
24.4	SparkXD: A Framework for Resilient and Energy-Efficient Spiking Neural Network Inference using Approximate DRAM	379
	<i>Rachmad Vidya Wicaksana Putra, Muhammad Abdullah Hanif, Muhammad Shafique</i>	
24.5	Scalable Pitch-Constrained Neural Processing Unit for 3D Integration with Event-Based Imagers	385
	<i>Maxence Bouvier, Alexandre Valentian, Gilles Sicard</i>	
24.6	HDDTest: Differential Fuzz Testing of Brain-Inspired Hyperdimensional Computing	391
	<i>Dongning Ma, Jianmin Guo, Yu Jiang, Xun Jiao</i>	
25.1	Cocktail: Learn a Better Neural Network Controller from Multiple Experts via Adaptive Mixing and Robust Distillation	397
	<i>Yixuan Wang, Chao Huang, Zhilu Wang, Shichao Xu, Zhaoran Wang, Qi Zhu</i>	
25.2	LENS: Layer Distribution Enabled Neural Architecture Search in Edge-Cloud Hierarchies	403
	<i>Mohanad Odema, Nafiul Rashid, Berken Utku Demirel, Mohammad Abdullah Al Faruque</i>	
25.3	AppealNet: An Efficient and Highly-Accurate Edge/Cloud Collaborative Architecture for DNN Inference	409
	<i>Min Li, Yu Li, Ye Tian, Li Jiang, Qiang Xu</i>	
25.4	An Intelligent Video Processing Architecture for Edge-Cloud Video Streaming	415
	<i>Chengsi Gao, Ying Wang, Weiwei Chen, Lei Zhang</i>	
25.5	PETRI: Reducing Bandwidth Requirement in Smart Surveillance by Edge-Cloud Collaborative Adaptive Frame Clustering and Pipelined Bidirectional Tracking	421
	<i>Ruoyang Liu, Lu Zhang, Jingyu Wang, Huazhong Yang, Yongpan Liu</i>	
25.6	Obfuscated Priority Assignment to CAN-FD Messages with Dependencies: A Swapping-Based and Affix-Matching Approach	427
	<i>Guoqi Xie, Debayan Roy, Yawen Zhang, Renfa Li, Wanli Chang</i>	
26.1	An Efficient Algorithm for Sparse Quantum State Preparation	433
	<i>Niels Gleinig, Torsten Hoefler</i>	
26.2	Bit-Slicing the Hilbert Space: Scaling Up Accurate Quantum Circuit Simulation	439
	<i>Yuan-Hung Tsai, Jie-Hong R. Jiang, Chiao-Shan Jhang</i>	
26.3	Mitigating Crosstalk in Quantum Computers through Commutativity-Based Instruction Reordering	445
	<i>Lei Xie, Jidong Zhai, Weimin Zheng</i>	
26.4	QECool: On-Line Quantum Error Correction with a Superconducting Decoder for Surface Code	451
	<i>Yosuke Ueno, Masaaki Kondo, Masamitsu Tanaka, Yasunari Suzuki, Yutaka Tabuchi</i>	
26.5	A Bridge-Based Compression Algorithm for Topological Quantum Circuits	457
	<i>Chen-Hao Hsu, Wan-Hsuan Lin, Wei-Hsiang Tseng, Yao-Wen Chang</i>	
26.6	Quantum Spectral Clustering of Mixed Graphs	463
	<i>Daniel Volya, Prabhat Mishra</i>	

27.1	Softermax: Hardware/Software Co-Design of an Efficient Softmax for Transformers	469
	<i>Jacob R. Stevens, Rangharajan Venkatesan, Steve Dai, Brucek Khailany, Anand Raghunathan</i>	
27.2	CLAppED: A Design Framework for Implementing Cross-Layer Approximation in FPGA-Based Embedded Systems	475
	<i>Salim Ullah, Siva Satyendra Sahoo, Akash Kumar</i>	
27.3	Control Variate Approximation for DNN Accelerators	481
	<i>Georgios Zervakis, Ourania Spantidi, Iraklis Anagnostopoulos, Hussam Amrouch, Jörg Henkel</i>	
27.4	BayesFT: Bayesian Optimization for Fault Tolerant Neural Network Architecture	487
	<i>Nanyang Ye, Jingbiao Mei, Zhicheng Fang, Yuwen Zhang, Ziqing Zhang, Huaying Wu, Xiaoyao Liang</i>	
27.5	A Unified DNN Weight Pruning Framework Using Reweighted Optimization Methods	493
	<i>Tianyun Zhang, Xiaolong Ma, Zheng Zhan, Shanglin Zhou, Caiwen Ding, Makan Fardad, Yanzhi Wang</i>	
27.6	COSAIM: Counter-Based Stochastic-Behaving Approximate Integer Multiplier for Deep Neural Networks	499
	<i>Shuyuan Yu, Yibo Liu, Sheldon X.-D. Tan</i>	
30.1	Circuit Connectivity Inspired Neural Network for Analog Mixed-Signal Functional Modeling	505
	<i>Mohsen Hassanpourghadi, Shiyu Su, Rezwan A. Rasul, Juzheng Liu, Qiaochu Zhang, Mike Shuo-Wei Chen</i>	
30.2	An Automated and Process-Portable Generator for Phase-Locked Loop	511
	<i>Zhongkai Wang, Minsoo Choi, Eric Chang, John Wright, Woorham Bae, Sijun Du, Zhaokai Liu, Nathan Narevsky, Colin Schmidt, Ayan Biwas, Borivoje Nikolic, Elad Alon</i>	
30.3	Automated Compensation Scheme Design for Operational Amplifier via Bayesian Optimization	517
	<i>Jialin Lu, Liangbo Lei, Fan Yang, Changhao Yan, Xuan Zeng</i>	
31.1	Application of Deep Reinforcement Learning to Dynamic Verification of DRAM Designs	523
	<i>Hyojin Choi, In Huh, Seungju Kim, Jeonghoon Ko, Changwook Jeong, Hyeonsik Son, Kiwon Kwon, Joonwan Chai, Younsik Park, Jaehoon Jeong, Dae Sin Kim, Jung Yun Choi</i>	
31.2	DirectFuzz: Automated Test Generation for RTL Designs using Directed Graybox Fuzzing	529
	<i>Sadullah Canakci, Leila Delshadtehrani, Furkan Eris, Michael Bedford Taylor, Manuel Egele, Ajay Joshi</i>	
31.3	AutoSVA: Democratizing Formal Verification of RTL Module Interactions	535
	<i>Marcelo Orenes-Vera, Aninda Manocha, David Wentzlaff, Margaret Martonosi</i>	
31.4	Theory-Specific Proof Steps Witnessing Correctness of SMT Executions	541
	<i>Rodrigo Otoni, Martin Blicha, Patrick Eugster, Antti E.J. Hyvärinen, Natasha Sharygina</i>	
32.1	3D-Adv: Black-Box Physical Adversarial Attacks against Deep Learning Models through 3D Sensors	547
	<i>Kaichen Yang, Xuan-Yi Lin, Yixin Sun, Tsung-Yi Ho, Yier Jin</i>	
32.2	PRID: Model Inversion Privacy Attacks in Hyperdimensional Learning Systems	553
	<i>Alejandro Hernández-Cano, Rosario Cammarota, Mohsen Imani</i>	
32.3	Leveraging Noise and Aggressive Quantization of In-Memory Computing for Robustness Improvement of DNN Hardware Against Adversarial Input and Weight Attacks	559
	<i>Sai Kiran Cherupally, Adnan Siraj Rakin, Shihui Yin, Mingoo Seok, Deliang Fan, Jae-sun Seo</i>	

32.4	On the Intrinsic Robustness of NVM Crossbars against Adversarial Attacks	565
	<i>Deboleena Roy, Indranil Chakraborty, Timur Ibrayev, Kaushik Roy</i>	
33.1	F3D: Accelerating 3D Convolutional Neural Networks in Frequency Space Using ReRAM	571
	<i>Bosheng Liu, Zhuoshen Jiang, Jigang Wu, Xiaoming Chen, Yinhe Han, Peng Liu</i>	
33.2	TARe: Task-Adaptive in-situ ReRAM Computing for Graph Learning	577
	<i>Yintao He, Ying Wang, Cheng Liu, Huawei Li, Xiaowei Li</i>	
33.3	PIMGCN: A ReRAM-Based PIM Design for Graph Convolutional Network Acceleration	583
	<i>Tao Yang, Dongyue Li, Yibo Han, Yilong Zhao, Fangxin Liu, Xiaoyao Liang, Zhezhi He, Li Jiang</i>	
33.4	RePIM: Joint Exploitation of Activation and Weight Repetition for In-ReRAM DNN Acceleration	589
	<i>Chen-Yang Tsai, Chin-Fu Nien, Tz-Ching Yu, Hung-Yu Yeh, Hsiang-Yun Cheng</i>	
34.1	Reptail: Cutting Storage Tail Latency with Inherent Redundancy	595
	<i>Yun-Chih Chen, Chun-Feng Wu, Yuan-Hao Chang, Tei-Wei Kuo</i>	
34.2	MeLoPPR: Software/Hardware Co-Design for Memory-Efficient Low-Latency Personalized PageRank	601
	<i>Lixiang Li, Yao Chen, Zacharie Zirnheld, Pan Li, Cong Hao</i>	
34.3	Learning Pareto-Frontier Resource Management Policies for Heterogeneous SoCs: An Information-Theoretic Approach	607
	<i>Aryan Deshwal, Syrine Belakaria, Ganapati Bhat, Janardhan Rao Doppa, Partha Partim Pande</i>	
34.4	Bitwidth-Optimized Energy-Efficient FFT Design via Scaling Information Propagation	613
	<i>Xinzhe Liu, Fupeng Chen, Raees Kizhakkumkara Muhamad, David Blinder, Dessislava Nikolova, Peter Schelkens, Francky Catthoor, Yajun Ha</i>	
35.1	ISA Modeling with Trace Notation for Context Free Property Generation	619
	<i>Keerthikumara Devarajegowda, Endri Kaja, Sebastian Prebeck, Wolfgang Ecker</i>	
35.2	SoCCAR: Detecting System-on-Chip Security Violations Under Asynchronous Resets	625
	<i>Xingyu Meng, Kshitij Raj, Atul Prasad Deb Nath, Kanad Basu, Sandip Ray</i>	
35.3	Synthesizing Barrier Certificates of Neural Network Controlled Continuous Systems via Approximations	631
	<i>Meng Sha, Xin Chen, Yuzhe Ji, Qingye Zhao, Zhengfeng Yang, Wang Lin, Enyi Tang, Qiguang Chen, Xuandong Li</i>	
35.4	Approximate Equivalence Checking of Noisy Quantum Circuits	637
	<i>Xin Hong, Mingsheng Ying, Yuan Feng, Xiangzhen Zhou, Sanjiang Li</i>	
36.1	On The Efficiency of Sparse-Tiled Tensor Graph Processing for Low Memory Usage	643
	<i>Antonio Cipolletta, Andrea Calimera</i>	
36.2	Eco-feller: Minimizing the Energy Consumption of Random Forest Algorithm by an Eco-Pruning Strategy over MLC NVRAM	649
	<i>Yu-Pei Liang, Yung-Han Hsu, Tseng-Yi Chen, Shuo-Han Chen, Hsin-Wen Wei, Tsan-sheng Hsu, Wei-Kuan Shih</i>	
36.3	Enabling On-Device Self-Supervised Contrastive Learning with Selective Data Contrast	655
	<i>Yawen Wu, Zhepeng Wang, Dewen Zeng, Yiyu Shi, Jingtong Hu</i>	

36.4	SpV8: Pursuing Optimal Vectorization and Regular Computation Pattern in SpMV	661
	<i>Chenyang Li, Tian Xia, Wenzhe Zhao, Nanning Zheng, Pengju Ren</i>	
37.1	Towards Reliable Spatial Memory Safety for Embedded Software by Combining Checked C with Concolic Testing	667
	<i>Sören Tempel, Vladimir Herdt, Rolf Drechsler</i>	
37.2	Architecture-Aware Precision Tuning with Multiple Number Representation Systems	673
	<i>Daniele Cattaneo, Michele Chiari, Nicola Fossati, Stefano Cherubin, Giovanni Agosta</i>	
37.3	PRUID: Practical User Interface Distribution for Multi-Surface Computing	679
	<i>Menglong Cui, Mingsong Lv, Qingqiang He, Caiqi Zhang, Chuancai Gu, Tao Yang, Nan Guan</i>	
37.4	A Framework for Optimizing CPU-iGPU Communication on Embedded Platforms	685
	<i>Francesco Lumpp, Hiren D. Patel, Nicola Bombieri</i>	
38.1	Falcon Down: Breaking the Falcon Post-Quantum Signature Scheme through Side-Channel Attacks	691
	<i>Emre Karabulut, Aydin Aysu</i>	
38.2	New Predictor-Based Attacks in Processors	697
	<i>Shuwen Deng, Jakub Szefer</i>	
38.3	Cross-Device Profiled Side-Channel Attacks using Meta-Transfer Learning	703
	<i>Honggang Yu, Haoqi Shan, Maximilian Panoff, Yier Jin</i>	
38.4	PSC-TG: RTL Power Side-Channel Leakage Assessment with Test Pattern Generation	709
	<i>Tao Zhang, Jungmin Park, Mark Tehranipoor, Farimah Farahmandi</i>	
39.1	A Provably Good and Practically Efficient Algorithm for Common Path Pessimism Removal in Large Designs	715
	<i>Zizheng Guo, Tsung-Wei Huang, Yibo Lin</i>	
39.2	GPU-Accelerated Path-Based Timing Analysis	721
	<i>Guannan Guo, Tsung-Wei Huang, Yibo Lin, Martin Wong</i>	
39.3	SGL: Spectral Graph Learning from Measurements	727
	<i>Zhuo Feng</i>	
39.4	RL-Sizer: VLSI Gate Sizing for Timing Optimization using Deep Reinforcement Learning	733
	<i>Yi-Chen Lu, Siddhartha Nath, Vishal Khandelwal, Sung Kyu Lim</i>	
40.1	A Charge-Sharing based 8T SRAM In-Memory Computing for Edge DNN Acceleration	739
	<i>Kyeongho Lee, Sungsoo Cheon, Joongho Jo, Woong Choi, Jongsun Park</i>	
40.2	ASBP: Automatic Structured Bit-Pruning for RRAM-based NN Accelerator	745
	<i>Songyun Qu, Bing Li, Ying Wang, Lei Zhang</i>	
40.3	ADROIT: An Adaptive Dynamic Refresh Optimization Framework for DRAM Energy Saving in DNN Training	751
	<i>Xinhan Lin, Liang Sun, Fengbin Tu, Leibo Liu, Xiangyu Li, Shaojun Wei, Shouyi Yin</i>	

41.1	InstantNet: Automated Generation and Deployment of Instantaneously Switchable-Precision Networks	757
	<i>Yonggan Fu, Zhongzhi Yu, Yongan Zhang, Yifan Jiang, Chaojian Li, Yongyuan Liang, Mingchao Jiang, Zhangyang Wang, Yingyan Lin</i>	
41.2	F-CAD: A Framework to Explore Hardware Accelerators for Codec Avatar Decoding	763
	<i>Xiaofan Zhang, Dawei Wang, Pierce Chuang, Shugao Ma, Deming Chen, Yuecheng Li</i>	
41.3	Gemmini: Enabling Systematic Deep-Learning Architecture Evaluation via Full-Stack Integration	769
	<i>Hasan Genc, Seah Kim, Alon Amid, Ameer Haj-Ali, Vighnesh Iyer, Pranav Prakash, Jerry Zhao, Daniel Grubb, Harrison Liew, Howard Mao, Albert Ou, Colin Schmidt, Samuel Steffl, John Wright, Ion Stoica, Jonathan Ragan-Kelley, Krste Asanovic, Borivoje Nikolic, Yakun Sophia Shao</i>	
41.4	CascadeHD: Efficient Many-Class Learning Framework Using Hyperdimensional Computing	775
	<i>Yeseong Kim, Jiseung Kim, Mohsen Imani</i>	
42.1	Cognitive Correlative Encoding for Genome Sequence Matching in Hyperdimensional System	781
	<i>Prathyush Poduval, Zhuowen Zou, Xunzhao Yin, Elaheh Sadredini, Mohsen Imani</i>	
42.2	Statheros: Compiler for Efficient Low-Precision Probabilistic Programming	787
	<i>Jacob Laurel, Rem Yang, Atharva Sehgal, Shubham Ugare, Sasa Misailovic</i>	
42.3	TCL: An ANN-to-SNN Conversion with Trainable Clipping Layers	793
	<i>Nguyen-Dong Ho, Ik-Joon Chang</i>	
42.4	Scaling up HBM Efficiency of Top-K SpMV for Approximate Embedding Similarity on FPGAs	799
	<i>Alberto Parravicini, Luca Giuseppe Cellamare, Marco Siracusa, Marco D. Santambrogio</i>	
42.5	Exact Neural Networks from Inexact Multipliers via Fibonacci Weight Encoding	805
	<i>William Andrew Simon, Valérian Rey, Alexandre Levisse, Giovanni Ansaloni, Marina Zapater, David Atienza</i>	
42.6	PixelSieve: Towards Efficient Activity Analysis From Compressed Video Streams	811
	<i>Yongchen Wang, Ying Wang, Huawei Li, Xiaowei Li</i>	
43.1	gGuard: Enabling Leakage-Resilient Memory Isolation in GPU-Accelerated Autonomous Embedded Systems	817
	<i>Yaswanth Yadlapalli, Husheng Zhou, Yuqun Zhang, Cong Liu</i>	
43.2	PAVFuzz: State-Sensitive Fuzz Testing of Protocols in Autonomous Vehicles	823
	<i>Feilong Zuo, Zhengxiong Luo, Junze Yu, Zhe Liu, Yu Jiang</i>	
43.3	RoboRun: A Robot Runtime to Exploit Spatial Heterogeneity	829
	<i>Behzad Boroujerdian, Radhika Ghosal, Jonathan Cruz, Brian Plancher, Vijay Janapa Reddi</i>	
43.4	Neural Pruning Search for Real-Time Object Detection of Autonomous Vehicles	835
	<i>Pu Zhao, Geng Yuan, Yuxuan Cai, Wei Niu, Qi Liu, Wujie Wen, Bin Ren, Yanzhi Wang, Xue Lin</i>	
43.5	Analyzing and Improving Fault Tolerance of Learning-Based Navigation Systems	841
	<i>Zishen Wan, Aqeel Anwar, Yu-Shun Hsiao, Tianyu Jia, Vijay Janapa Reddi, Arijit Raychowdhury</i>	
43.6	FedLight: Federated Reinforcement Learning for Autonomous Multi-Intersection Traffic Signal Control	847
	<i>Yutong Ye, Wupan Zhao, Tongquan Wei, Shiyan Hu, Mingsong Chen</i>	

44.1	PrefixRL: Optimization of Parallel Prefix Circuits using Deep Reinforcement Learning	853
	<i>Rajarshi Roy, Jonathan Raiman, Neel Kant, Ilyas Elkin, Robert Kirby, Michael Siu, Stuart Oberman, Saad Godil, Bryan Catanzaro</i>	
44.2	SLAP: A Supervised Learning Approach for Priority Cuts Technology Mapping	859
	<i>Walter Lau Neto, Matheus T. Moreira, Yingjie Li, Luca Amaru, Cunxi Yu, Pierre-Emmanuel Gaillardon</i>	
44.3	TensorLib: A Spatial Accelerator Generation Framework for Tensor Algebra	865
	<i>Liancheng Jia, Zizhang Luo, Liqiang Lu, Yun Liang</i>	
44.4	LUT-Based Optimization For ASIC Design Flow	871
	<i>Luca Amarú, Vinicius Possani, Eleonora Testa, Felipe Marrassello, Christopher Casares, Jiong Luo, Patrick Vuillod, Alan Mishchenko, Giovanni De Micheli</i>	
44.5	Deep Integration of Circuit Simulator and SAT Solver	877
	<i>He-Teng Zhang, Jie-Hong R. Jiang, Luca Amarú, Alan Mishchenko, Robert Brayton</i>	
44.6	UMOC: Unified Modular Ordering Constraints to Unify Cycle- and Register-Transfer-Level Modeling	883
	<i>Shunning Jiang, Yanghui Ou, Peitian Pan, Christopher Batten</i>	
45.1	Pruning of Deep Neural Networks for Fault-Tolerant Memristor-Based Accelerators	889
	<i>Ching-Yuan Chen, Krishnendu Chakrabarty</i>	
45.2	Sensitivity Importance Sampling Yield Analysis and Optimization for High Sigma Failure Rate Estimation	895
	<i>Wenfei Hu, Zhikai Wang, Sen Yin, Zuochang Ye, Yan Wang</i>	
45.3	Reversible Gating Architecture for Rare Failure Detection of Analog and Mixed-Signal Circuits	901
	<i>Myung Seok Shim, Hanbin Hu, Peng Li</i>	
45.4	Low-Cost Lithography Hotspot Detection with Active Entropy Sampling and Model Calibration	907
	<i>Yifeng Xiao, Miaodi Su, Haoyu Yang, Jianli Chen, Jun Yu, Bei Yu</i>	
45.5	A New, Computationally Efficient "Blech Criterion" for Immortality in General Interconnects	913
	<i>Mohammad Abdullah Al Shohel, Vidya A. Chhabria, Sachin S. Sapatnekar</i>	
45.6	EMGraph: Fast Learning-Based Electromigration Analysis for Multi-Segment Interconnect Using Graph Convolution Networks	919
	<i>Wentian Jin, Liang Chen, Sheriff Sadiqbatcha, Shaoyi Peng, Sheldon X.-D. Tan</i>	
46.1	Heterogeneous Monolithic 3D ICs: EDA Solutions, and Power, Performance, Cost Tradeoffs	925
	<i>Sai Surya Kiran Pentapati, Sung Kyu Lim</i>	
46.2	Scaling Deep-Learning Inference with Chiplet-based Architecture and Photonic Interconnects	931
	<i>Yuan Li, Ahmed Louri, Avinash Karanth</i>	
46.3	Skew-Oblivious Data Routing for Data Intensive Applications on FPGAs with HLS	937
	<i>Xinyu Chen, Hongshi Tan, Yao Chen, Bingsheng He, Weng-Fai Wong, Deming Chen</i>	
46.4	Formulating Data-Arrival Synchronizers in Integer Linear Programming for CGRA Mapping	943
	<i>Yijiang Guo, Jiarui Wang, Jiayi Zhang, Guojie Luo</i>	

46.5	CoSPARSE: A Software and Hardware Reconfigurable SpMV Framework for Graph Analytics	949
	<i>Siyang Feng, Jiawen Sun, Subhankar Pal, Xin He, Kuba Kaszyk, Dong-hyeon Park, Magnus Morton, Trevor Mudge, Murray Cole, Michael O'Boyle, Chaitali Chakrabarti, Ronald Dreslinski</i>	
46.6	GNNerator: A Hardware/Software Framework for Accelerating Graph Neural Networks	955
	<i>Jacob R. Stevens, Dipankar Das, Sasikanth Avancha, Bharat Kaul, Anand Raghunathan</i>	
47.1	Towards Improving the Trustworthiness of Hardware based Malware Detector using Online Uncertainty Estimation	961
	<i>Harshit Kumar, Nikhil Chawla, Saibal Mukhopadhyay</i>	
47.2	On-Device Malware Detection using Performance-Aware and Robust Collaborative Learning	967
	<i>Sanket Shukla, Sai Manoj P.D., Gaurav Kolhe, Setareh Rafatirad</i>	
47.3	SeMPE: Secure Multi Path Execution Architecture for Removing Conditional Branch Side Channels	973
	<i>Andrea Mondelli, Paul Gazzillo, Yan Solihin</i>	
47.4	Load-Step: A Precise TrustZone Execution Control Framework for Exploring New Side-Channel Attacks Like Flush+Evict	979
	<i>Zili Kou, Wenjian He, Sharad Sinha, Wei Zhang</i>	
47.5	Distributed Memory Guard: Enabling Secure Enclave Computing in NoC-Based Architectures	985
	<i>Ghada Dessouky, Mihailo Isakov, Michel A. Kinsy, Pouya Mahmoody, Miguel Mark, Ahmad-Reza Sadeghi, Emmanuel Stempf, Shaza Zeitouni</i>	
47.6	A Formal Approach to Confidentiality Verification in SoCs at the Register Transfer Level	991
	<i>Johannes Müller, Mohammad Rahmani Fadiheh, Anna Lena Duque Antón, Thomas Eisenbarth, Dominik Stoffel, Wolfgang Kunz</i>	
50.1	Helios: Heterogeneity-Aware Federated Learning with Dynamically Balanced Collaboration	997
	<i>Zirui Xu, Fuxun Yu, Jinjun Xiong, Xiang Chen</i>	
50.2	Dancing along Battery: Enabling Transformer with Run-Time Reconfigurability on Mobile Devices	1003
	<i>Yuhong Song, Weiwen Jiang, Bingbing Li, Panjie Qi, Qingfeng Zhuge, Edwin Hsing-Mean Sha, Sakyasingha Dasgupta, Yiyu Shi, Caiwen Ding</i>	
50.3	BlockGNN: Towards Efficient GNN Acceleration Using Block-Circulant Weight Matrices	1009
	<i>Zhe Zhou, Bizhao Shi, Zhe Zhang, Yijin Guan, Guangyu Sun, Guojie Luo</i>	
50.4	Pruning In Time (PIT): A Light-weight Network Architecture Optimizer for Temporal Convolutional Networks	1015
	<i>Matteo Rizzo, Alessio Burrello, Daniele Jahier Pagliari, Francesco Conti, Lorenzo Lamberti, Enrico Macii, Luca Benini, Massimo Poncino</i>	
51.1	Efficient Tunstall Decoder for Deep Neural Network Compression	1021
	<i>Chunyun Chen, Zhe Wang, XiaoWei Chen, Jie Lin, Mohamed M. Sabry Aly</i>	
51.2	TAIT: One-Shot Full-Integer Lightweight DNN Quantization via Tunable Activation Imbalance Transfer	1027
	<i>Weixiong Jiang, Heng Yu, Xinzhe Liu, Hao Sun, Rui Li, Yajun Ha</i>	

51.3	BRAHMS: Beyond Conventional RRAM-Based Neural Network Accelerators Using Hybrid Analog Memory System	1033
	<i>Tao Song, Xiaoming Chen, Xiaoyu Zhang, Yinhe Han</i>	
51.4	Fault-Free: A Fault-Resilient Deep Neural Network Accelerator based on Realistic ReRAM Devices	1039
	<i>Hyein Shin, Myeonggu Kang, Lee-Sup Kim</i>	
52.1	GraphSpy: Fused Program Semantic Embedding through Graph Neural Networks for Memory Efficiency	1045
	<i>Yixin Guo, Pengcheng Li, Yingwei Luo, Xiaolin Wang, Zhenlin Wang</i>	
52.2	NAAS: Neural Accelerator Architecture Search	1051
	<i>Yujun Lin, Mengtian Yang, Song Han</i>	
52.3	SpikeDyn: A Framework for Energy-Efficient Spiking Neural Networks with Continual and Unsupervised Learning Capabilities in Dynamic Environments	1057
	<i>Rachmad Vidya Wicaksana Putra, Muhammad Shafique</i>	
52.4	High-Performance FPGA-Based Accelerator for Bayesian Neural Networks	1063
	<i>Hongxiang Fan, Martin Ferianc, Miguel Rodrigues, Hongyu Zhou, Xinyu Niu, Wayne Luk</i>	
53.1	CrossLight: A Cross-Layer Optimized Silicon Photonic Neural Network Accelerator	1069
	<i>Febin Sunny, Asif Mirza, Mahdi Nikdast, Sudeep Pasricha</i>	
53.2	Low-Cost and Effective Fault-Tolerance Enhancement Techniques for Emerging Memories-Based Deep Neural Networks	1075
	<i>Thai-Hoang Nguyen, Muhammad Imran, Jaehyuk Choi, Joon-Sung Yang</i>	
53.3	Towards Resilient Deployment of In-Memory Neural Networks with High Throughput	1081
	<i>Baogang Zhang, Rickard Ewetz</i>	
53.4	Optimizing ADC Utilization through Value-Aware Bypass in ReRAM-Based DNN Accelerator	1087
	<i>HanCheon Yun, Hyein Shin, Myeonggu Kang, Lee-Sup Kim</i>	
54.1	CDAR-DRAM: An In-situ Charge Detection and Adaptive Data Restoration DRAM Architecture for Performance and Energy Efficiency Improvement	1093
	<i>Chuxiong Lin, Weifeng He, Yanan Sun, Zhigang Mao, Mingoo Seok</i>	
54.2	LolliRAM: A Cross-Layer Design to Exploit Data Locality in Oblivious RAM	1099
	<i>Yi Wang, Weixuan Chen, Xianhua Wang, Rui Mao</i>	
54.3	KV-SSD: What is it Good For?	1105
	<i>Manoj P. Saha, Adnan Maruf, Bryan S. Kim, Janki Bhimani</i>	
54.4	BLOwing Trees to the Ground: Layout Optimization of Decision Trees on Racetrack Memory	1111
	<i>Christian Hakert, Asif Ali Khan, Kuan-Hsun Chen, Fazal Hameed, Jeronimo Castrillon, Jian-Jia Chen</i>	
55.1	VLSI Structure-Aware Placement for Convolutional Neural Network Accelerator Units	1117
	<i>Yun Chou, Jhih-Wei Hsu, Yao-Wen Chang, Tung-Chieh Chen</i>	
55.2	Ultrafast CPU/GPU Kernels for Density Accumulation in Placement	1123
	<i>Zizheng Guo, Jing Mai, Yibo Lin</i>	

55.3	Performance-Driven Simultaneous Partitioning and Routing for Multi-FPGA Systems	1129
	<i>Ming-Hung Chen, Yao-Wen Chang, Jun-Jie Wang</i>	
55.4	REST: Constructing Rectilinear Steiner Minimum Tree via Reinforcement Learning	1135
	<i>Jinwei Liu, Gengjie Chen, Evangeline F.Y. Young</i>	
55.5	A Complete PCB Routing Methodology with Concurrent Hierarchical Routing	1141
	<i>Shih-Ting Lin, Hung-Hsiao Wang, Chia-Yu Kuo, Yolo Chen, Yih-Lang Li</i>	
55.6	Simultaneous Pre- and Free-Assignment Routing for Multiple Redistribution Layers with Irregular Vias	1147
	<i>Yu-Jie Cai, Yang Hsu, Yao-Wen Chang</i>	
56.1	Dynamic Chip Clustering and Task Allocation for Real-Time Flash	1153
	<i>Gyeongtaek Kim, Sungjin Lee, Hoon Sung Chwa</i>	
56.2	I/O-GUARD: Hardware/Software Co-Design for I/O Virtualization with Guaranteed Real-Time Performance	1159
	<i>Zhe Jiang, Kecheng Yang, Yunfeng Ma, Nathan Fisher, Neil Audsley, Zheng Dong</i>	
56.3	Training Acceleration for Deep Neural Networks: A Hybrid Parallelization Strategy	1165
	<i>Zihao Zeng, Chubo Liu, Zhuo Tang, Wanli Chang, Kenli Li</i>	
56.4	Optimal Memory Allocation and Scheduling for DMA Data Transfers under the LET Paradigm	1171
	<i>Paolo Pazzaglia, Daniel Casini, Alessandro Biondi, Marco Di Natale</i>	
56.5	A Finer-Grained Blocking Analysis for Parallel Real-Time Tasks with Spin-Locks	1177
	<i>Zewei Chen, Hang Lei, Maolin Yang, Yong Liao, Lei Qiao</i>	
57.1	Designing a 2048-Chiplet, 14336-Core Waferscale Processor	1183
	<i>Saptadeep Pal, Jingyang Liu, Irina Alam, Nicholas Cebry, Haris Suhail, Shi Bu, Subramanian S. Iyer, Sudhakar Pamarti, Rakesh Kumar, Puneet Gupta</i>	
57.2	Micro-Bumping, Hybrid Bonding, or Monolithic? A PPA Study for Heterogeneous 3D IC Options	1189
	<i>Jinwoo Kim, Lingjun Zhu, Hakki Mert Torun, Madhavan Swaminathan, Sung Kyu Lim</i>	
57.3	StocHD: Stochastic Hyperdimensional System for Efficient and Robust Learning from Raw Data	1195
	<i>Prathyush Poduval, Zhuowen Zou, Hassan Najafi, Houman Homayoun, Mohsen Imani</i>	
57.4	DyGNN: Algorithm and Architecture Support of Dynamic Pruning for Graph Neural Networks	1201
	<i>Cen Chen, Kenli Li, Xiaofeng Zou, Yangfan Li</i>	
57.5	Ultra-Fast CGRA Scheduling to Enable Run Time, Programmable CGRAs	1207
	<i>Jinho Lee, Trevor E. Carlson</i>	
57.6	MEGATRON: Software-Managed Device TLB for Shared-Memory FPGA Virtualization	1213
	<i>Yanqiang Liu, Jiacheng Ma, Zhengjun Zhang, Linsheng Li, Zhengwei Qi, Haibing Guan</i>	
58.1	DNN-Opt: An RL Inspired Optimization for Analog Circuit Sizing using Deep Neural Networks	1219
	<i>Ahmet F. Budak, Prateek Bhansali, Bo Liu, Nan Sun, David Z. Pan, Chandramouli V. Kashyap</i>	

58.2	Trust-Region Method with Deep Reinforcement Learning in Analog Design Space Exploration	1225
	<i>Kai-En Yang, Chia-Yu Tsai, Hung-Hao Shen, Chen-Feng Chiang, Feng-Ming Tsai, Chung-An Wang, Yiju Ting, Chia-Shun Yeh, Chin-Tang Lai</i>	
58.3	Prioritized Reinforcement Learning for Analog Circuit Optimization With Design Knowledge	1231
	<i>Karthik Somayaji N.S., Hanbin Hu, Peng Li</i>	
58.4	Local Bayesian Optimization for Analog Circuit Sizing	1237
	<i>Kostas Touloupas, Nikos Chouridis, Paul P. Sotiriadis</i>	
58.5	Universal Symmetry Constraint Extraction for Analog and Mixed-Signal Circuits with Graph Neural Networks	1243
	<i>Hao Chen, Keren Zhu, Mingjie Liu, Xiyuan Tang, Nan Sun, David Z. Pan</i>	
58.6	Interactive Analog Layout Editing with Instant Placement Legalization	1249
	<i>Xiaohan Gao, Mingjie Liu, David Z. Pan, Yibo Lin</i>	
59.1	SEALing Neural Network Models in Encrypted Deep Learning Accelerators	1255
	<i>Pengfei Zuo, Yu Hua, Ling Liang, Xingfeng Xie, Xing Hu, Yuan Xie</i>	
59.2	Classifying Computations on Multi-Tenant FPGAs	1261
	<i>Mustafa Gobulukoglu, Colin Drewes, William Hunter, Ryan Kastner, Dustin Richmond</i>	
59.3	A Lightweight Isolation Mechanism for Secure Branch Predictors	1267
	<i>Lutan Zhao, Peinan Li, Rui Hou, Michael C. Huang, Jiazhen Li, Lixin Zhang, Xuehai Qian, Dan Meng</i>	
59.4	CuckoOnsai: An Efficient Memory Authentication Using Amalgam of Cuckoo Filters and Integrity Trees	1273
	<i>Omais Shafi, Ismi Abidi</i>	
59.5	Efficient Implementation of Finite Field Arithmetic for Binary Ring-LWE Post-Quantum Cryptography Through a Novel Lookup-Table-Like Method	1279
	<i>Jiafeng Xie, Pengzhou He, Wujie Wen</i>	
59.6	Optimized Polynomial Multiplier Architectures for Post-Quantum KEM Saber	1285
	<i>Andrea Basso, Sujoy Sinha Roy</i>	
61.3	Invited: NVCell: Standard Cell Layout in Advanced Technology Nodes with Reinforcement Learning	1291
	<i>Haoxing Ren, Matthew Fojtik</i>	
62.2	Invited: End-to-End Secure SoC Lifecycle Management	1295
	<i>Md Sami Ul Islam Sami, Fahim Rahman, Farimah Farahmandi, Adam Cron, Mike Borza, Mark Tehranipoor</i>	
62.3	Invited: Independent Verification & Validation of Security-Aware EDA Tools and IP	1299
	<i>Benjamin Tan, Siddharth Garg, Ramesh Karri, Yuntao Liu, Michael Zuzak, Abhishek Chakraborty, Ankur Srivastava, Omid Aramoon, Qian Xu, Gang Qu, Adam Porter, Jenő Szep, Warren Savage</i>	
63.1	Invited: TinyML: Current Progress, Research Challenges, and Future Roadmap	1303
	<i>Muhammad Shafique, Theocharis Theocharides, Vijay Janapa Reddi, Boris Murmann</i>	
64.3	Invited: Convergence of SoC Architecture and Semiconductor Manufacturing through AI/ML Systems	1307
	<i>Srinivas Bodapati, Pushkar Ranade, Ramune Nagisetty</i>	

65.1	Invited: Safety in Autonomous Driving: Can Tools Offer Guarantees?	1311
	<i>Daniel J. Fremont, Alberto L. Sangiovanni-Vincentelli, Sanjit A. Seshia</i>	
65.2	Invited: Requirement Specification, Analysis and Verification for Autonomous Systems	1315
	<i>Alessandro Pinto</i>	
65.3	Invited: Hardware/Software Co-Synthesis and Co-Optimization for Autonomous Systems	1319
	<i>Wanli Chang, Shuai Zhao, Simon Burton, Haitong Wang, Ting Chen, Nan Chen, Neil Audsley</i>	
65.4	Invited: Towards Fully Intelligent Transportation through Infrastructure-Vehicle Cooperative Autonomous Driving: Challenges and Opportunities	1323
	<i>Shaoshan Liu, Bo Yu, Jie Tang, Qi Zhu</i>	
66.2	Invited: Bambu: An Open-Source Research Framework for the High-Level Synthesis of Complex Applications	1327
	<i>Fabrizio Ferrandi, Vito Giovanni Castellana, Serena Curzel, Pietro Fezzardi, Michele Fiorito, Marco Lattuada, Marco Minutoli, Christian Pilato, Antonino Tumeo</i>	
66.3	Invited: Getting the Most out of your Circuits with Heterogeneous Logic Synthesis	1331
	<i>Scott Temple, Walter Lau Neto, Ashton Snelgrove, Xifan Tang, Pierre-Emmanuel Gaillardon</i>	
67.2	Invited: Accelerating Fully Homomorphic Encryption with Processing in Memory	1335
	<i>Saransh Gupta, Tajana Šimunić Rosing</i>	
68.1	Invited: Hardware-Aware Real-Time Myocardial Segmentation Quality Control in Contrast Echocardiography	1339
	<i>Dewen Zeng, Yukun Ding, Haiyun Yuan, Meiping Huang, Xiaowei Xu, Jian Zhuang, Jingtong Hu, Yiyu Shi</i>	
68.2	Invited: kCC-Net for Compression of Biomedical Image Segmentation Networks	1343
	<i>Suraj Mishra, Danny Z. Chen, X. Sharon Hu</i>	
68.3	Invited: Privacy-Preserving Medical Image Segmentation via Hybrid Trusted Execution Environment	1347
	<i>Song Bian, Weiwen Jian, Takashi Sato</i>	
69.1	Invited: Building Scalable Variational Circuit Training for Machine Learning Tasks	1351
	<i>Kathleen E. Hamilton, Emily Lynn, Tyler Kharazi, Titus Morris, Ryan S. Bennink, Raphael C. Pooser</i>	
69.2	Invited: Trainable Discrete Feature Embeddings for Quantum Machine Learning	1352
	<i>Napat Thumwanit, Chayaphol Lortaraprasert, Rudy Raymond</i>	
69.3	Invited: Drug Discovery Approaches using Quantum Machine Learning	1356
	<i>Junde Li, Mahabubul Alam, Congzhou M. Sha, Jian Wang, Nikolay V. Dokholyan, Swaroop Ghosh, Nikolay V. Dokholyan, Swaroop Ghosh</i>	
70.1	Late Breaking Results: Attention in Graph2Seq Neural Networks towards Push-Button Analog IC Placement	1360
	<i>António Gusmão, Nuno Horta, Nuno Lourenço, Ricardo Martins</i>	
70.2	Late Breaking Results: An Effective Legalization Algorithm for Heterogeneous FPGAs with Complex Constraints	1362
	<i>Zhipeng Huang, Haokai Sun, Huimin Wang, Ziran Zhu, Jun Yu, Jianli Chen</i>	

70.3	Late Breaking Results: Heterogeneous Circuit Layout Centerline Extraction for Mask Verification	1364
	<i>Xiqiong Bai, Ziran Zhu, Peng Zou, Lichong Sun, Jianli Chen</i>	
70.4	Late Breaking Results: Incremental 3D Global Routing Considering Cell Movement	1366
	<i>Peng Zou, Zhifeng Lin, Chenyue Ma, Jun Yu, Jianli Chen</i>	
70.5	Late Breaking Results: Novel Discrete Dynamic Filled Function Algorithm for Acyclic Graph Partitioning	1368
	<i>Jiarui Chen, Jiarui Chen, Xiao Shi, Lichong Sun, Jun Yu</i>	
70.6	Late Breaking Results: A Novel Machine-Learning based SoC Performance Monitoring Methodology under Wide-Range PVT Variations with Unknown Critical Paths	1370
	<i>Ding-Hao Wang, Pei-Ju Lin, Hui-Ting Yang, Ching-An Hsu, Sin-Han Huang, Mark Po-Hung Lin</i>	
70.7	Late Breaking Results: Parallelizing Net Routing with cGANs	1372
	<i>Dmitry Utyamishev, Inna Partin-Vaisband</i>	
70.8	Late Breaking Results: Physical Adversarial Attacks of Diffractive Deep Neural Networks	1374
	<i>Yingjie Li, Cunxi Yu</i>	
70.9	Late Breaking Results: Polynomial Formal Verification of Fast Adders	1376
	<i>Alireza Mahzoon, Rolf Drechsler</i>	
70.10	Late Breaking Results: Reinforcement Learning for Scalable Logic Optimization with Graph Neural Networks	1378
	<i>Xavier Timoneda, Lukas Cavigelli</i>	