2021 Austrochip Workshop on Microelectronics (Austrochip 2021)

Linz, Austria 14 October 2021



IEEE Catalog Number: CFP21AUS-POD ISBN: 978-1-6654-3662-5

Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP21AUS-POD

 ISBN (Print-On-Demand):
 978-1-6654-3662-5

 ISBN (Online):
 978-1-6654-3661-8

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



Table of Contents

Austrochip 2021

Welcome

Message from the Organizing Committee	I
Workshop Organization	
Patrons	
Acknowledgement	
Keynote	
Tutorial	
Session I	
Static Digital Pre-Distortion Method for High-Speed Current-Steering Digital-to- Analog Converters Patrick Valet, David Schwingshackl, Ulrich Gaier and Andrea Tonello	1
Considerations on High-Performance Frequency Synthesizers and High-Q Oscillators Ehrentraud Hager and Harald Pretl	5
A 18-33 GHz Variable Gain Down-Conversion Mixer in 0.13m SiGe:C BiCMOS technology	9
Noise Behaviour of EMI Improved Folded Cascode Amplifier Input Stages Including Layout Parasitics Nikolaus Czepl and Dominik Zupan	13
Input/Output-Interlocking for Fault Mitigation in QDI Pipelines	17

Session II

Design of a Stacked C-DAC Output Stage with Feed-Forward Assisted Cascode Charging in 16 nm FinFET Technology Alessandra Cangianiello, Michael Kalcher, Daniel Gruber and Martin Clara	21
Analysis of TX-harmonics suppression in RF-DAC-based transmitters	25
A case study of BAG2 automized layout generation methodologies for a two-stage OTA in 28nm TSMC technology	29
Session III	
Exploiting Parasitics to Design a Flip-chip Integrated Transformer Based Matching Network	33
Pankaj Venuturupalli, Sina Mortezazadeh Mahani and Sondón Martin Santiago	
Prototyping for a DDS-based I/Q reference signal generation on a capacitive sensing chip in 65nm CMOS using SystemC AMS, C HLS and VHDL	37
Matthew Bio, Harald Gietler, Josip Plazonic, Manfred Ley, Hubert Zangl and Wolfgang Scherr	
Author Index	41