

2021 Austrochip Workshop on Microelectronics (Austrochip 2021)

**Linz, Austria
14 October 2021**



**IEEE Catalog Number: CFP21AUS-POD
ISBN: 978-1-6654-3662-5**

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21AUS-POD
ISBN (Print-On-Demand):	978-1-6654-3662-5
ISBN (Online):	978-1-6654-3661-8

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Austrochip 2021

Welcome

Message from the Organizing Committee.....	I
Workshop Organization.....	II
Patrons.....	III
Acknowledgement.....	IV
Keynote.....	V
Tutorial.....	VI

Session I

Static Digital Pre-Distortion Method for High-Speed Current-Steering Digital-to-Analog Converters.....	1
<i>Patrick Valet, David Schwingshackl, Ulrich Gaier and Andrea Tonello</i>	
Considerations on High-Performance Frequency Synthesizers and High-Q Oscillators.....	5
<i>Ehrentraud Hager and Harald Pretl</i>	
A 18-33 GHz Variable Gain Down-Conversion Mixer in 0.13m SiGe:C BiCMOS technology.....	9
<i>Syed Sharfuddin Ahmed and Hermann Schumacher</i>	
Noise Behaviour of EMI Improved Folded Cascode Amplifier Input Stages Including Layout Parasitics.....	13
<i>Nikolaus Czepl and Dominik Zupan</i>	
Input/Output-Interlocking for Fault Mitigation in QDI Pipelines.....	17
<i>Zaheer Tabassam, Patrick Behal, Robert Najvirt and Andreas Steininger</i>	

Session II

Design of a Stacked C-DAC Output Stage with Feed-Forward Assisted Cascode Charging in 16 nm FinFET Technology.....	21
<i>Alessandra Cangianiello, Michael Kalcher, Daniel Gruber and Martin Clara</i>	
Analysis of TX-harmonics suppression in RF-DAC-based transmitters.....	25
<i>Damir Hamidovic, Peter Preyler, Christoph Preissl, Mario Huemer and Andreas Springer</i>	
A case study of BAG2 automatized layout generation methodologies for a two-stage OTA in 28nm TSMC technology.....	29
<i>Fatemeh Abbassi, Mirjana Videnovic-Misic, Mudasir Bashir, Feifei Zhang, Timm Ostermann and Gernot Hueber</i>	

Session III

Exploiting Parasitics to Design a Flip-chip Integrated Transformer Based Matching Network.....	33
<i>Pankaj Venuturupalli, Sina Mortezaazadeh Mahani and Sondón Martin Santiago</i>	
Prototyping for a DDS-based I/Q reference signal generation on a capacitive sensing chip in 65nm CMOS using SystemC AMS, C HLS and VHDL.....	37
<i>Matthew Bio, Harald Gietler, Josip Plazonic, Manfred Ley, Hubert Zangl and Wolfgang Scherr</i>	
Author Index.....	41