

2021 43rd Annual EOS/ESD Symposium (EOS/ESD 2021)

**Tucson, Arizona, USA
26 September – 1 October 2021**



**IEEE Catalog Number: CFP21413-POD
ISBN: 978-1-6654-4974-8**

**Copyright © 2021, EOS/ESD Association, Inc.
All Rights Reserved**

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21413-POD
ISBN (Print-On-Demand):	978-1-6654-4974-8
ISBN (Online):	978-1-58537-330-7
ISSN:	0739-5159

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

1A: Analog and High Voltage Technologies

- 1 **1A.1 A Novel Buried Floating PEsD-Doped NPN-eSCR Device for Robust High-Voltage ESD Protection**
Prantik Mahajan, Aloysius Priartanto Herlambang, Kyong Jin Hwang, Robert Gauthier, GLOBALFOUNDRIES
- 8 **1A.2 High Voltage PNP Device Using RESURF Structure for Above 40V ESD Protection**
Jie (Jack) Zeng, Raunak Kumar, Kun Liu, Aloysius P. Herlambang, Kyong Jin Hwang, Robert Gauthier Jr, GLOBALFOUNDRIES

1B: Advanced Design and Technologies

- 14 **1B.1 A Hybrid Finite Difference Model for Snapback Devices with Lowly Doped Regions in SPICE**
Steffen Holland, Hans-Martin Ritter, Nexperia Germany GmbH; Guido Notermans, Nexperia Germany GmbH
- 24 **1B.2 Impact of Statistical Variation on ESD Simulation**
Steven S. Poon, Benjamin J. Orr, Chinmay Joshi, Intel Corporation
- 29 **1B.3 Enablement, Evaluation and Extension of a CDM ESD Verification Tool for IC Level**
Christian Russ, Kai Esmark, Patrick Huff, Jens Schneider, Gernot Langguth, Infineon Technologies AG; Lena Zeithöfler, Technical University of Munich; Meruzhan Cadjan, Yuri Feinberg, Silicon Frontline Technology, Inc.
- 38 **1B.4 HBM and CDM ESD Performance of Advanced Silicon Photonic Components**
Shih-Hung Chen, Marko Simicic, Artemisia Tsiara, Kristof Croes, Yoojin Ban, Peter De Heyn, Dimitri Linten, Joris Van Campenhout, imec; James Karp, Dean Tsaggaris, Phoumra Tan, Jonathan Chang, Michael J. Hart, Xin Wu, Xilinx, Inc.

2A: Mixed Voltage Applications

- 45 **2A.1 Systematic Study of Grounded N-Well Latchup in 55nm Technology**
Alwyn Rebello, Naveen Prasath Vellingiri, Kyong Jin Hwang, Robert Gauthier, GLOBALFOUNDRIES
- 52 **2A.2 NBL Causing Low Latch-up Immunity Between HV-PMOS and LV-P/NMOS in a 0.15- μ m BCD Process**
Chao-Yang Chen, Vanguard International Semiconductor Corporation, National Chiao-Tung University; Jian-Hsing Lee, Karuna Nidhi, Tzer-Yaa Bin, Geeng-Lih Lin, Vanguard International Semiconductor Corporation; Ming-Dou Ker, National Chiao-Tung University
- 60 **2A.3 Empirical Modeling of the Parasitic npn Bipolar Transistor in Silicon**
Guido Quax, Gijs de Raad, NXP Semiconductors NV
- 71 **2A.4 Impact of Sub- μ m Wafer Thinning on Latch-up Risk in STCO Scaling Era**
Kateryna Serbulova, Jo De Boeck, Guido Groeseneken, KU Leuven and imec; Shih-Hung Chen, Geert Hellings, Gaspard Hiblot, Anabela Veloso, Anne Jourdain, Naoto Horiguchi, imec

2B: CDM Test Methods

- 77 **2B.1 Analysis and Simulation of Antenna Response for Discharge Sensing in Production Environments**
Lena Zeithoefler, Technische Universität München; Friedrich zur Nieden, Reinhold Gaertner, Infineon Technologies AG
- 87 **2B.2 1 Ω Disk Resistor Full-Wave Modeling for JS-002 Standard**
Hossein Rezaei, Matthew Drallmeier, Jared R. Floyd, Wei Huang, ESD EMC Technology LLC; Daryl Beetner, Missouri University of Science and Technology; David Pommerenke, Graz University of Technology, Silicon Austria Labs
- 97 **2B.3 Study of CDM, Relay Pogo-Contact First CDM, and CC-TLP Pulses**
Matthew Drallmeier, Wei Huang, ESD EMC Technology LLC; Lena Zeithoefler, Technische Universität München; Friedrich zur Nieden, Infineon Technologies AG; David Pommerenke, Graz University of Technology, Silicon Austria Labs
- 107 **2B.4 Wafer-Level LICCDM Device Testing**
Marko Simicic, imec; Wei-Min Wu, imec, KU Leuven, National Chiao Tung University; Dieter Claes, Shih-Hung Chen, imec; Shinichi Tamura, Yohei Shimada, Masanori Sawada, Hanwa Electronic Ind. Co., Ltd.
- 115 **2B.5 Comprehensive Transadmittance of the CDM Measurement System, Including Current Transformation in the Test Fixture**
Peyman Ensaf, Intel Corp., Timothy J. Maloney, Center for Analytic Insights

3A: ESD/EOS in Automotive Applications

- 124 **3A.1 Automotive High-Speed Interfaces: Future Challenges for System-level HV-ESD Protection And First-Time-Right Design**
Sergej Bub, Markus Mergens, Andreas Hardock, Steffen Holland, Ayk Hilbrink, Nexperia Germany GmbH
- 134 **3A.2 Examination of Countermeasures for Automotive LAN**
Kenji Nozoe, Shunsuke Katsumura, Hideaki Tokunaga, Keiji Kobayashi, Tatsuya Inoue, Panasonic Corporation
- 139 **3A.3 Proposed ESD Models of Dust Cleaners and Analysis of ESD Failures in Automotive Headlamps**
Byungjin Bae, Jinguok Kim, Ulsan National Institute of Science and Technology (UNIST); Jeong Hwang, Cheol-Han Kim, Hwan-Soo Moon, Hyundai Motor Group

4A: High Speed Communication

- 146 **4A.1 A Silicon BJT Active ESD Clamp Design in a Silicon Germanium HBT BiCMOS Technology**
Dolphin Abessolo-Bidzo, Peter Magnée, Pieter van Dijk, Johan Donkers, NXP Semiconductors.
- 153 **4A.2 Early Evaluation of ESD Robustness of RF ICs on System-Level**
Mirko Scholz, Friedrich zur Nieden, Infineon Technologies AG
- 160 **4A.3 ESD Failures of GaN-on-Si D-Mode AlGaIn/GaN MIS-HEMT and HEMT Devices for 5G Telecommunications**
Wei-Min Wu, KU Leuven, IMEC, National Chiao Tung University; Shih-Hung Chen, Vamsi Putcha, Uthayasankaran Peralagu, Arturo Sibaja-Hernandez, Sachin Yadav, Bertrand Parvais, Alireza Alian, Nadine Collaert, IMEC; Ming-Dou Ker, National Chiao Tung University; Guido Groeseneken, KU Leuven, IMEC
- 167 **4A.4 HBM Simulation Methodology for Acoustic Wave Filters**
Adrian Contreras-Lizarrago, Kathy Muhonen, Nathaniel Peachey, Qorvo, Inc.

Manufacturing I

- 173 **M1.1 ESD Characterization of Non-Powered Hand Tools**
Magdalena Hilkersberger, Reinhold Gärtner, Infineon Technologies AG; Wolfgang Stadler, Intel Deutschland GmbH
- 182 **M1.2 ESD Risk Assessment with Discharge Electrode and Antenna Measurement**
Lena Zeitlhofer, Technische Universität München; Friedrich zur Nieden, Reinhold Gaertner, Infineon Technologies AG
- 192 **M1.3 Practical Aspects of Managing EMI-Caused EOS in IC Handlers and Similar Equipment**
Jose Juan Montalban, Gilberto Raul Flores, Gabriela Enriques, Skyworks; Humberto Hernandez; Vladimir Kraz, OnFILTER

Manufacturing II

- 199 **M2.1 New Advanced Materials for ESD Mats**
Andrew Mittermiller, Zhiyi Bao, Zeon Chemicals LP
- 206 **M2.2 A Low-Voltage Microwave Plasma Ionizer Without Reduced Ionizing Performance Due to Particle Fuzzballs**
Byungjin Bae, Jinguok Kim, Ulsan National Institute of Science and Technology (UNIST); Hyun Yoon, Ho-Jong Hwang, SEMES Co.

5G Communication I

- 211 **Invited Paper Failure Mechanisms of GaN HEMTs for Microwave and Millimeter-Wave Applications: From Interdiffusion Effects to Hot-Electrons Degradation**
Gaudenzio Meneghesso, M. Meneghini, C. De Santi, M. Buffolo, F. Rampazzo, F. Chiochetta, G. Zhan, C. Sharma, E. Zanoni, University of Padova

Workshops

Workshops Chair – Heinrich Wolf, Franhoufer EMFT

Workshop Session A

- 219 **A.1 System-Level ESD Testing: Do we need a Standard for Direct Pin Injection Testing?**
Brett Carn, Intel Corporation; Robert Ashton, Minotaur Labs
- 220 **A.2 ESD Protection of RF Devices and Systems - What is the Right Trade Off?**
Nathaniel Peachey, Qorvo
- 221 **A.3 ANSI/ESD S20.20 and ESD TR53 Updates**
John Kinnear, IBM Corporation; Kevin Duncan, Seagate Technology

Workshop Session B

- 222 **B.1: Did the new guideline ANSI/ESD SP27.1 “For the Recommended Information Flow for Potential EOS Issues between Automotive OEM, Tier 1, and Semiconductor Manufacturers” improve the cooperation between semiconductor manufacturer, Tier1 and OEM with respect to finding the root cause for potential EOS damages!**
Reinhold Gaertner, Infineon Technologies AG
- 223 **B.2: Ask the EMC Experts Panel**
Vladimir Kraz, OnFILTER
Panelists: David Pommerenke, Graz University of Technology; Shubhankar Marathe, Amazon
- 224 **B.3 Process Assessment**
Wolfgang Stadler, Intel Deutschland GmbH
- 225 **Biographies**
- N/A **2021 Exhibitors List**
- 246 **Technical Program Committee**