

2021 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EuroSOI-ULIS 2021)

**Caen, France
1 – 3 September 2021**



**IEEE Catalog Number: CFP2149D-POD
ISBN: 978-1-6654-3746-2**

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP2149D-POD
ISBN (Print-On-Demand):	978-1-6654-3746-2
ISBN (Online):	978-1-6654-3745-5
ISSN:	2330-5738

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

INVESTIGATION OF THE INVARIANT DRAIN CURRENT POINT IN DIELECTRIC MODULATED BE-SOI MOSFET BIOSENSOR	1
<i>Leonardo S. Yojo; Ricardo C. Rangel; Katia R. A. Sasaki; Joao A. Martino</i>	
ANALYSIS OF ENERGY-DELAY-PRODUCT OF A 3D VERTICAL NANOWIRE FET TECHNOLOGY	5
<i>I. O'Connor; A. Poittevin; S. Le Beux; A. Bosio; Z. Stanojevic; O. Baumgartner; C. Mukherjee; C. Maneux; J. Trommer; T. Mikolajick; G. Larrieu</i>	
COMPREHENSIVE KUBO-GREENWOOD MODELLING OF FDSOI MOS DEVICES DOWN TO DEEP CRYOGENIC TEMPERATURES	9
<i>F. Serra Di Santa Maria; L. Contamin; M. Cassé; C. Theodorou; F. Balestra; G. Ghibaud</i>	
THE EFFECTS OF SURFACE PASSIVATION ON THE ELECTROSTATICS OF THE UTB SOI DEVICES	13
<i>Ravi Solanki; Aditya Sankar Medury</i>	
IMPROVED INTER-DEVICE VARIABILITY IN GRAPHENE LIQUID GATE SENSORS BY LASER TREATMENT	17
<i>Jorge Ávila; Jose Galdon; Norberto Salazar; Maria-Isabel Recio; Carlos Navarro; Carlos Marquez; Francisco Gamiz</i>	
INCORPORATION OF SILICON-CARBIDE (SiC) NANOCRYSTALS IN THE MIM STRUCTURES BASED ON PULSED-DC REACTIVELY SPUTTERED HfO_x LAYERS	21
<i>Robert Mroczynski</i>	
MODELING LOW AND HIGH FIELD UNIFORM TRANSPORT IN MONOLAYER MOS₂	25
<i>Alessandro Pilotto; Pedram Khakbaz; Pierpaolo Palestri; David Esseni</i>	
MODELING THE PROPAGATION OF AC SIGNAL ON THE CHANNEL OF THE PSEUDO-MOS METHOD	29
<i>Shingo Sato</i>	
IMPACT OF HIGH-ASPECT-RATIO ETCHING DAMAGE ON SELECTIVE EPITAXIAL SILICON GROWTH IN 3D NAND FLASH MEMORY	33
<i>Tobias Reiter; Xaver Klemenschits; Lado Filipovic</i>	
THE SEMICONDUCTOR MODEL SOLVED BY THE NUMEROV PROCESS OVER A NON-UNIFORM GRID	37
<i>R. Brunetti; M. Rudan</i>	
HIGH TEMPERATURE INFLUENCE ON THE TRADE-OFF BETWEEN GM/I_D AND F_T OF NANOSHEET NMOS TRANSISTORS WITH DIFFERENT METAL GATE STACK	41
<i>Vanessa C. P. Silva; Joao A. Martino; Eddy Simoen; Anabela Veloso; Paula G. D. Agopian</i>	
ON THE ASYMMETRY OF THE DC AND LOW-FREQUENCY NOISE CHARACTERISTICS OF VERTICAL NANOWIRE PMOSFETS WITH BULK SOURCE CONTACT	45
<i>Eddy Simoen; Anabela Veloso; Philippe Matagne</i>	
AVALANCHE TRANSIENT SIMULATIONS OF SPAD INTEGRATED IN 28NM FD-SOI CMOS TECHNOLOGY	49
<i>D. Issartel; S. Gao; S. Hagen; P. Pittet; R. Cellier; D. Golanski; A. Cathelin; F. Calmon</i>	
FIRST PRINCIPLES EVALUATION OF TOPOLOGICALLY PROTECTED EDGE STATES IN MOS₂ 1T' NANORIBBONS WITH REALISTIC TERMINATIONS	53
<i>Al-Moatasem El-Sayed; Heribert Seiler; Hans Kosina; Markus Jech; Dominic Waldhör; Viktor Sverdlov</i>	
IMPACT OF THE BACKGATE ON THE PERFORMANCE OF SOI UTBB NMOSFETS AT CRYOGENIC TEMPERATURES	57
<i>Yi Han; Fengben Xi; Frederic Allibert; Ionut Radu; Slawomir Prucnal; Jin-Hee Bae; Susanne Hoffmann-Eifert; Joachim Knoch; Detlev Grützmacher; Qing-Tai Zhao</i>	
CONSTANT-CURRENT TIME DEPENDENT DIELECTRIC BREAKDOWN IN THICK AMORPHOUS SiO₂ CAPACITORS	61
<i>Federico Giuliano; Susanna Reggiani; Elena Gnani; Antonio Gnudi; Mattia Rossetti; Riccardo Depetro; Giuseppe Croce</i>	
TCAD SIMULATIONS OF HIGH-ASPECT-RATIO NANO-BIOSENSOR FOR LABEL-FREE SENSING APPLICATION	65
<i>Rakshita Pritam Singh Dhar; Naveen Kumar; Cristina Medina-Bailon; César Pascual García; Vihar Petkov Georgiev</i>	

CONDUCTANCE DUE TO THE EDGE MODES IN NANORIBBONS OF 2D MATERIALS IN A TOPOLOGICAL PHASE	69
<i>Viktor Sverdlov; Heribert Seiler; Al-Motasem Bellah El-Sayed; Hans Kosina</i>	
SYNAPTIC TRANSISTORS BASED ON TRANSPARENT OXIDE FOR NEURAL IMAGE RECOGNITION	73
<i>Q. N. Wang; C Zhao; W. Liu; I. Z. Mitrovic; H. Van Zalinge; Y. N. Liu; C Z Zhao</i>	
CURVATURE BASED FEATURE DETECTION FOR HIERARCHICAL GRID REFINEMENT IN TCAD TOPOGRAPHY SIMULATIONS	77
<i>Christoph Lenz; Alexander Toifl; Andreas Hössinger; Josef Weinbub</i>	
FEATURE-SCALE MODELING OF LOW-BIAS SF₆ PLASMA ETCHING OF SI	81
<i>Luiz Felipe Aguinisky; Georg Wachter; Frâncio Rodrigues; Alexander Scharinger; Alexander Toifl; Michael Trupke; Ulrich Schmid; Andreas Hössinger; Josef Weinbub</i>	
EFFECT OF TEMPERATURE ON PERFORMANCE OF HZO-BASED FD-SOI NCFET	85
<i>Vullakula Rama Seshu; Rameez Raja Shaik; K. P. Pradhan</i>	
ON THE BREAKDOWN VOLTAGE TEMPERATURE DEPENDENCE OF HIGH-VOLTAGE POWER DIODE PASSIVATED WITH DIAMOND-LIKE CARBON	89
<i>Luigi Balestra; Susanna Reggiani; Antonio Gnudi; Elena Gnani; Jagoda Dobrzynska; Jan Vobecký</i>	
IN-DEPTH CRYOGENIC CHARACTERIZATION OF 22 NM FDSOI TECHNOLOGY FOR QUANTUM COMPUTATION	93
<i>Hung-Chi Han; Farzan Jazaeri; Antonio D'Amico; Zhixing Zhao; Steffen Lehmann; Claudia Kretschmar; Edoardo Charbon; Christian Enz</i>	
IMPACT OF DIFFERENT TYPES OF PLANAR DEFECTS ON CURRENT TRANSPORT IN INDIUM PHOSPHIDE (INP)	97
<i>Christian Dam Vedel; Enrico Brugnotto; Søren Smidstrup; Vihar P. Georgiev</i>	
TEMPERATURE INCREASE IN MRAM AT WRITING: A FINITE ELEMENT APPROACH	102
<i>Tomáš Hadámek; Mario Bendra; Simone Fiorentini; Johannes Ender; Roberto L. De Orio; Wolfgang Goes; Siegfried Selberherr; Viktor Sverdlov</i>	
JUNCTIONLESS NANOWIRE TRANSISTORS BASED WILSON CURRENT MIRROR CONFIGURATION	106
<i>André B. Shibutani; Michelly De Souza; Renan Trevisoli; Rodrigo T. Doria</i>	
IMPROVING THE PHOTON DETECTION PROBABILITY OF SPAD IMPLEMENTED IN FD-SOI CMOS TECHNOLOGY WITH LIGHT-TRAPPING CONCEPT	110
<i>S. Gao; D. Issartel; R. Orobchouk; F. Mandorlo; D. Golanski; A. Cathelin; F. Calmon</i>	
CHARACTERIZATION AND LAMBERT – W FUNCTION BASED MODELING OF FDSOI FIVE-GATE QUBIT MOS DEVICES DOWN TO CRYOGENIC TEMPERATURES	114
<i>E. Catapano; A. Aprà; M. Cassé; F. Gaillard; S. De Franceschi; T. Meunier; M. Vinet; G. Ghibaudo</i>	
DEVICE SIMULATIONS OF ION-SENSITIVE FETS WITH ARBITRARY SURFACE CHEMICAL REACTIONS	118
<i>Leandro Julian Mele; Pierpaolo Palestri; Luca Selmi</i>	
RANDOM TELEGRAPH NOISE REAL TIME TESTING BASED ON DOWNSAMPLING FOR MASS DATA EXTRACTION	122
<i>Maximilian Juettner; Michael Otto; Jan Hoentschel</i>	
CHARGE PUMPING-BASED METHOD FOR TRAPS DENSITY EXTRACTION IN JUNCTIONLESS TRANSISTORS	126
<i>E. T. Fonte; R. Trevisoli; R. T. Doria</i>	
FIELD-EFFECT PASSIVATION OF LOSSY INTERFACES IN HIGH-RESISTIVITY RF SILICON SUBSTRATES	130
<i>Martin Rack; Lucas Nyssens; Massinissa Nabet; Dimitri Lederer; Jean-Pierre Raskin</i>	
A THEORETICAL STUDY OF ELECTRON MOBILITY DISTRIBUTION IN FDSOI MOSFET	134
<i>N. D. Akhavan; G. A. Umana-Membreno; R. Gu; J. Antoszewski; L. Faraone; S. Cristoloveanu</i>	
TCAD NEGATIVE CAPACITANCE FERROELECTRIC DEVICE MODELING FOR RADIATION DETECTION APPLICATIONS	138
<i>Arianna Morozzi; Michael Hoffmann; Stefan Slesazek; Roberto Mulargia</i>	
PERFORMANCE OF STACKED SOI NANOWIRES IN A WIDE TEMPERATURE RANGE	142
<i>Jaime C. Rodrigues; Genaro Mariniello; Mikael Cassé; Sylvain Barraud; Maud Vinet; Olivier Faynot; Marcelo A. Pavanello</i>	
LOW TEMPERATURE INVESTIGATION OF N-CHANNEL GAA VERTICALLY STACKED SILICON NANOSHEETS	146
<i>Bogdan Cretu; Anabela Veloso; Eddy Simoen</i>	
TCAD BASED MODELING OF SUB-SURFACE LEAKAGE IN SHORT CHANNEL BULK MOSFETS	150
<i>Harshit Kansal; Aditya Sankar Medury</i>	

AN ARTIFICIAL SYNAPTIC THIN-FILM TRANSISTOR BASED ON 2D MXENE-TIO₂	154
<i>Y. X. Cao; C. Zhao; I. Z. Mitrovic; Y. N. Liu; L. Yang; H Van Zalinge; C. Z. Zhao</i>	
SILICON AND HAFNIA THIN FILM TRANSFER ON C-PLANE SAPPHIRE: EFFECT OF SUBSTRATE THICKNESS ON THE FERROELECTRIC HAFNIA PROPERTIES	158
<i>Valentin Antonov; Sergey Tarkov; Vladimir Popov; Andrey Miakonkikh; Andrey Lomov; Konstantin Rudenko</i>	
OPERATIONAL TRANSCONDUCTANCE AMPLIFIER DESIGN WITH GATE-ALL-AROUND NANOSHEET MOSFET USING EXPERIMENTAL LOOKUP TABLE APPROACH	162
<i>Júlia C. S. Sousa; Welder F. Perina; Eddy Simoen; Anabela Veloso; Joao A. Martino; Paula G. D. Agopian</i>	
IN-SITU RECOVERY OF ON-MEMBRANE PD-SOI MOSFET FROM TID DEFECTS AFTER GAMMA IRRADIATION	166
<i>Amor Sedki; Valeriya Kilchytska; Farès Tounsi; Nicolas André; Laurent A. Francis; Denis Flandre</i>	
NEW 10V TO 1V LEVEL SHIFTER BASED ON NEW N/PMOS HIGH VOLTAGE IN FDSOI TECHNOLOGY	170
<i>P. Galy; Sebastien Haendler</i>	
USE OF CMOS IMAGE SENSOR FOR EARLY DETECTION OF ISCHEMIC AND HAEMORRHAGIC STROKE	174
<i>G. Pignataro; P. Cepparulo; O. Cuomo; A. Cusano; R. Rao; M. Ruvo; F. Palma</i>	
HIGH PERFORMANCE SILICON-BASED SUBSTRATE USING BURIED PN JUNCTIONS TOWARDS RF APPLICATIONS	178
<i>Maxime Moulin; Martin Rack; Thibaud Fache; Zdenek Chalupa; Christophe Plantier; Yves Morand; Joris Lacord; Frédéric Allibert; Fred Gaillard; Jose Lugo; Louis Hutin; Jean-Pierre Raskin</i>	
SI/SI_{0.7}GE_{0.3} A2RAM NANOWIRES FABRICATION AND CHARACTERIZATION FOR 1T-DRAM APPLICATIONS	182
<i>J. Lacord; F. Tcheme Wakam; Z. Chalupa; J.-M. Hartmann; P. Besson; V. Loup; C. Vizioz; L. Brevard; F. Aussenac; X. Mescot; K. Lee; M. Bawedin</i>	
THERMAL STABILITY OF FERROELECTRICITY IN HAFNIA-ZIRCONIA-ALUMINA BURIED OXIDE STACKS	186
<i>Fedor Tikhonenko; Valentin Antonov; Vladimir Popov; Andrey Miakonkikh; Konstantin Rudenko</i>	
SI THICKNESS INFLUENCE ON SUBTHRESHOLD CURRENTS AT HIGH TEMPERATURES IN FDSOI CMOS	189
<i>Mattias Ekström; Laura Zurauskaite; Per-Erik Hellström</i>	
RF PERFORMANCES AT CRYOGENIC TEMPERATURES OF INDUCTANCES INTEGRATED IN A FDSOI TECHNOLOGY	193
<i>Quentin Berlingard; Jose Lugo-Alvarez; Lauriane Contamin; Cédric Durand; Philippe Galy; Andre Juge; Silvano De Franceschi; Maud Vinet; Tristan Meunier; Mikaël Cassé; Fred Gaillard</i>	
COMBINED EFFECTS OF BTI, HCI AND OFF-STATE MOSFETS AGING ON THE CMOS INVERTER PERFORMANCE	197
<i>A. Crespo-Yepes; C. Nasarre; N. Garsot; J. Martin-Martinez; R. Rodriguez; E. Barajas; X. Aragones; D. Mateo; M. Nafria</i>	
CHARGE-BASED MODELING OF FIELD EFFECT TRANSISTORS, MAKE IT EASY	201
<i>Jean-Michel Sallese</i>	
CONDUCTANCE MODULATION IN AL/SIO₂/N-SI MIS RESISTIVE SWITCHING STRUCTURES	205
<i>Piotr Wisniewski; Jakub Jasinski; Andrzej Mazurak</i>	
Author Index	