2021 31st International Conference on Field-Programmable Logic and Applications (FPL 2021)

Dresden, Germany
30 August – 3 September 2021

IEEE

IEEE Catalog Number: CFP21623-POD
ISBN: 978-1-6654-4243-5

Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21623-POD
ISBN (Print-On-Demand):	978-1-6654-4243-5
ISBN (Online):	978-1-6654-3759-2
ISSN:	1946-147X

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

2021 31st International Conference on Field-Programmable Logic and Applications (FPL)

FPL 2021

Table of Contents

Preface xv
Message from the Steering Committee xvi
Committee Members xvii
Keynotes xxii
Sponsors xxv
Workshops and Tutorials xxvi
Invited Industrial Talks xxviii

Session 1A: Accelerated Machine Learning (1)

Eciton: Very Low-Power LSTM Neural Network Accelerator for Predictive Maintenance at the Edge 1
Jeffrey Chen (University of California, Irvine), Sehwan Hong (University of California, Irvine), Warrick He (Diamond Bar High School), Jinyeong Moon (Florida State University), and Sang-Woo Jun (University of California, Irvine)

FixyFPGA: Efficient FPGA Accelerator for Deep Neural Networks with High Element-Wise Sparsity and Without External Memory Access 9
Jian Meng (Arizona State University, USA), Shreyas Kolala Venkataramanaiah (Arizona State Universiyt, USA), Chuteng Zhou (Arm ML Research Lab, USA), Patrick Hansen (Arm ML Research Lab, USA), Paul Whatmough (Arm ML Research Lab, USA), and Jae-sun Seo (Arizona State University, USA)

An FPGA-Based MobileNet Accelerator Considering Network Structure Characteristics 17
Shun Yan (Tianjin University, China), Zhengyan Liu (Tianjin University, China), Yun Wang (Tianjin University, China), Chenglong Zeng (Tianjin University, China), Qiang Liu (Tianjin University, China), Bowen Cheng (Beijing Institute of Spacecraft System Engineering, China), and Ray C.C. Cheung (City University of Hong Kong, Hong Kong)

A Customizable Domain-Specific Memory-Centric FPGA Overlay for Machine Learning Applications 24
Atiyehsadat Panahi (University of Arkansas, Arkansas), Suhail BaSalama (University of Arkansas, Arkansas), Ange-Thierry Ishimwe (University of Arkansas, Arkansas), Joel Mandebi Mbongue (University of Florida, Arkansas), and David Andrews (University of Arkansas, Arkansas)

DeepFire: Acceleration of Convolutional Spiking Neural Network on Modern Field Programmable Gate Arrays ..28
Myat Thu Linn Aung (Institute of High Performance Computing, Singapore), Chuping Qu (Institute of High Performance Computing, Singapore), Liwei Yang (Institute of High Performance Computing, Singapore), Tao Luo (Institute of High Performance Computing, Singapore), Rick Siow Mong Goh (Institute of High Performance Computing, Singapore), and Weng Fai Wong (National University of Singapore, Singapore)

MP-OPU: A Mixed Precision FPGA-Based Overlay Processor for Convolutional Neural Networks .33
Chen Wu (University of California, Los Angeles, USA), Jinming Zhuang (University of Electronic Science and Technology of China, China), Kun Wang (University of California, Los Angeles, USA), and Lei He (University of California, Los Angeles, USA)

Session 1B: Security & Low Power

CHOICE – A Tunable PUF-Design for FPGAs ..38
Franz-Josef Streit (Friedrich-Alexander-Universitat Erlangen-Nurnberg (FAU), Germany), Paul Krüger (Friedrich-Alexander-Universitat Erlangen-Nurnberg (FAU), Germany), Andreas Becher (Friedrich-Alexander-Universitat Erlangen-Nurnberg (FAU), Germany), Jens Schlumberger (Friedrich-Alexander-Universitat Erlangen-Nurnberg (FAU), Germany), Stefan Wildermann (Friedrich-Alexander-Universitat Erlangen-Nurnberg (FAU), Germany), and Jürgen Teich (Friedrich-Alexander-Universitat Erlangen-Nurnberg (FAU), Germany)

Power-Aware Computing Systems on FPGAs: A Survey ..45
Gökhan Akgün (Technische Universität Dresden, Germany), Muhammad Ali (Technische Universität Dresden, Germany), and Diana Göhringer (Technische Universität Dresden, Germany)

HLS-Based HW/SW Co-Design of the Post-Quantum Classic McEliece Cryptosystem ..52
Vatistas Kostalabros (Barcelona Supercomputing Center, Spain), Jordi Ribes-González (Universitat Rovira i Virgili, Spain), Oriol Farràs (Universitat Rovira i Virgili, Spain), Miquel Moretó (Barcelona Supercomputing Center, Spain), and Carles Hernandez (Universitat Politècnica de València, Spain)

Modeling Attack Resistant Arbiter PUF with Time-Variant Obfuscation Scheme ..60
Zhengtai Chang (Zhengzhou University, China), Shanshan Shi (Zhengzhou University, China), Binwei Song (Zhengzhou University, China), Wenbing Fan (Zhengzhou University, China), and Yao Wang (Zhengzhou University, China)

EnergyNN: Energy Estimation for Neural Network Inference Tasks on DPU ..64
Shikha Goel (Indian Institute of Technology Delhi, India), M. Balakrishnan (Indian Institute of Technology Delhi, India), and Rijurekha Sen (Indian Institute of Technology Delhi, India)

FPGA Hardware Acceleration Framework for Anomaly-Based Intrusion Detection System in IoT ..69
Duc-Minh Ngo (University College Cork, Ireland), Andriy Temko (University College Cork, Ireland), Colin C. Murphy (University College Cork, Ireland), and Emanuel Popovici (University College Cork, Ireland)

Session 2A: Applications

End-to-End FPGA-Based Object Detection using Pipelined CNN and Non-Maximum Suppression 76
Anupreetham Anupreetham (Arizona State University), Mohamed Ibrahim (University of Toronto; Intel Corporation), Matthew Hall (University of Toronto), Andrew Boutros (University of Toronto; Vector Institute for AI; Intel Corporation), Ajay Kuzhively (Arizona State University), Abinash Mohanty (Arizona State University), Eriko Nurvitadhi (Intel Corporation), Vaughn Betz (University of Toronto; Vector Institute for AI), Yu Cao (Arizona State University), and Jae-Sun Seo (Arizona State University)

Performance Assessment of FPGAs as HPC Accelerators using the FPGA Empirical Roofline 83
Enrico Calore (Università degli Studi di Ferrara, Italy & INFN Ferrara, Italy) and Sebastiano Fabio Schifano (Università degli Studi di Ferrara, Italy & INFN Ferrara, Italy)

A High-Performance Open-Channel Open-way NAND Flash Controller Architecture 91
Yunhui Qiu (Fudan University, China), Wenbo Yin (Fudan University, China), and Lingli Wang (Fudan University, China)

Communication-Avoiding Micro-Architecture to Compute Xcorr Scores for Peptide Identification 99
Sumesh Kumar (Florida International University) and Fahad Saeed (Florida International University)

An Emulation of Quantum Error-Correction on an FPGA Device 104
Michael Hart (Queen's University Belfast, Northern Ireland), John Mc Allister (Queen's University Belfast, Northern Ireland), Leo Rogers (Queen's University Belfast, Northern Ireland), and Charles Gillan (Queen's University Belfast, Northern Ireland)

OpenCL FPGA Optimization Guided by Memory Accesses and Roofline Model Analysis Applied to Tomography Acceleration 109
Daouda Diakite (Université Paris-Saclay, France), Nicolas Gac (Université Paris-Saclay, France), and Maxime Martelli (Information Services Group, Inc)

Session 2B: Performance Modelling, Soft-Cores & Arithmetic

Performance Modeling and FPGA Acceleration of Homomorphic Encrypted Convolution 115
Tian Ye (University of Southern California, USA), Sanmukh R. Kuppannagari (University of Southern California, USA), Rajgopal Kannan (US Army Research Lab, USA), and Viktor K. Prasanna (University of Southern California, USA)

Modular Inverse for Integers using Fast Constant Time GCD Algorithm and its Applications 122
Sanjay Deshpande (Yale University, USA), Santos Merino del Pozo (Technology Innovation Institute, United Arab Emirates; Radboud University, Netherlands), Victor Mateu (Technology Innovation Institute, United Arab Emirates), Marc Manzano (Technology Innovation Institute, United Arab Emirates; Mondragon Unibertsitatea, Spain), Najwa Aaraj (Technology Innovation Institute, United Arab Emirates; Radboud University, Netherlands;), and Jakub Szefer (Yale University, USA)

Dense FPGA Compute using Signed Byte Tuples 130
Martin Langhammer (Intel Corporation, UK), Simon FInn (Intel Corporation, UK), Sergey Gribok (Intel Corporation, UK), and Bogdan Pasca (Intel Corporation, UK)

Demonstrating Custom SIMD Instruction Development for a RISC-V Softcore .139
Philippos Papaphilippou (Imperial College London, UK), Paul H. J. Kelly (Imperial College London, UK), and Wayne Luk (Imperial College London, UK)

DO-GPU: Domain Optimizable Soft GPUs .140
Rui Ma (The University of Texas at Austin), Jia-Ching Hsu (The University of Texas at Austin), Tian Tan (The University of Texas at Austin), Eriko Nurvitadhi (Intel Corporation), Rajesh Vivekanandham (Intel Corporation), Aravind Dasu (Intel Corporation), Martin Langhammer (Intel Corporation), and Derek Chiou (The University of Texas at Austin; Microsoft)

RVfpga: using a RISC-V Core Targeted to an FPGA in Computer Architecture Education .145
Sarah L. Harris (University of Nevada, Las Vegas), Daniel Chaver (University Complutense of Madrid, Spain), Luis Piñuel (University Complutense of Madrid, Spain), J.I. Gomez-Perez (University Complutense of Madrid, Spain), M. Hamza Liaqat (AZKY Tech Labs, Pakistan), Zubair L. Kakakhel (AZKY Tech Labs, United Kingdom), Olof Kindgren (Qamcom Research & Technology, Sweden), and Robert Owen (Imagination Technologies, United Kingdom)

Session 3A: Application Acceleration

An FPGA Accelerator of the Wavefront Algorithm for Genomics Pairwise Alignment .151
Abbas Haghi (Barcelona Supercomputing Center (BSC), Spain; Universitat Politècnica de Catalunya (UPC), Spain), Santiago Marco-Sola (Barcelona Supercomputing Center (BSC), Spain; Universitat Autònoma de Barcelona (UAB), Spain), Lluc Alvarez (Barcelona Supercomputing Center (BSC), Spain; Universitat Politècnica de Catalunya (UPC), Spain), Dionysios Diamantopoulos (IBM Research Europe, Switzerland), Christoph Hagleitner (IBM Research Europe, Switzerland), and Miquel Moreto (Barcelona Supercomputing Center (BSC), Spain; Universitat Politècnica de Catalunya (UPC), Spain)

Minimal Overhead Optical Time-Domain Reflectometer via I/O Integrated Data Converter Enabled by Field Programmable Voltage Offset .160
Thomas Mauldin (University of Rhode Island), Zhenyu Xu (University of Rhode Island), and Tao Wei (University of Rhode Island)

An FPGA-Based Fully Pipelined Bilateral Grid for Real-Time Image Denoising .167
Nobuho Hashimoto (The University of Tokyo) and Shinya Takamaeda-Yamazaki (The University of Tokyo)

OpenCL-Based FPGA Accelerator for Semi-Global Approximate String Matching using Diagonal Bit-Vectors .174
David Castells-Rufas (Universitat Autònoma de Barcelona, Spain), Santiago Marco-Sola (Barcelona Supercomputing Center, Spain), Quim Aguado-Puig (Universitat Autònoma de Barceloan, Spain), Antonio Espinosa-Morales (Universitat Autònoma de Barcelona, Spain), Juan Carlos Moure (Universitat Autònoma de Barcelona, Spain), Lluc Alvarez (Barcelona Supercomputing Center (BSC), Spain), and Miquel Moretó (Barcelona Supercomputing Center (BSC), Spain)

An FPGA-Based Stochastic SAT Solver Leveraging Inter-Variable Dependencies .179
Anh Hoang Ngoc Nguyen (Tokyo Institute of Technology, Japan) and Yuko Hara-Azumi (Tokyo Institute of Technology, Japan)

Carnac: Algorithm Variability for Fast Swarm Verification on FPGA .185
Emilien Fournier (Lab-STICC, ENSTA Bretagne, France), Ciprian Teodorov (Lab-STICC, ENSTA Bretagne, France), and LoïC Lagadec (Lab-STICC, ENSTA Bretagne, France)

Session 3B: Memory, Network & Streams

An FPGA-Based Hybrid Memory Emulation System .190
Fei Wen (Texas A&M University), Mian Qin (Texas A&M University), Paul Gratz (Texas A&M University), and Narasimha Reddy (Texas A&M University)

EasyNet: 100 Gbps Network for HLS .197
Zhenhao He (Systems Group, ETH Zurich, Switzerland), Dario Korolija (Systems Group, ETH Zurich, Switzerland), and Gustavo Alonso (Systems Group, ETH Zurich, Switzerland)

A Specialized Memory Hierarchy for Stream Aggregation .204
Prajith Ramakrishnan Geethakumari (Chalmers University of Technology, Gothenburg, Sweden) and Ioannis Sourdis (Chalmers University of Technology, Gothenburg, Sweden)

Graph Sampling with Fast Random Walker on HBM-Enabled FPGA Accelerators .211
Chunyou Su (Hong Kong University of Science and Technology, China), Hao Liang (Alibaba Group, China), Wei Zhang (Hong Kong University of Science and Technology, China), Kun Zhao (Alibaba Group, China), Baole Ai (Alibaba Group, China), Wenting Shen (Alibaba Group, China), and Zeke Wang (Zhejiang University, China)

Speed Records in Network Flow Measurement on FPGA .219
Arish Sateesan (imec-COSIC/ES&S, ESAT, KU Leuven, Belgium), Jo Vliegen (imec-COSIC/ES&S, ESAT, KU Leuven, Belgium), Simon Scherrer (Department of Computer Science, ETH Zurich, Switzerland), Hsu-Chun Hsiao (National Taiwan University, Taiwan), Adrian Perrig (Department of Computer Science, ETH Zurich, Switzerland), and Nele Mentens (imec-COSIC/ES&S, ESAT, KU Leuven, Belgium; LIACS, Leiden University, The Netherlands)

Session 4A: FPGA Architectures & Technology

Turning PathFinder Upside-Down: Exploring FPGA Switch-Blocks by Negotiating Switch Presence .225
Stefan Nikolić (École Polytechnique Fédérale de Lausanne (EPFL), Switzerland) and Paolo Ienne (École Polytechnique Fédérale de Lausanne (EPFL), Switzerland)

Two-Level MUX Design and Exploration in FPGA Routing Architecture .234
Yuhang Shen (Fudan University, China), Jiadong Qian (Fudan University, China), Kaichuang Shi (Fudan University, China), Lingli Wang (Fudan University, China), and Hao Zhou (Fudan University, China)

Load Balance-Centric Distributed Parallel Routing for Large-Scale FPGAs .242
Minghua Shen (Sun Yat-sen University, China) and Nong Xiao (Sun Yat-sen University, China)

A Survey on Hypervisor-Based Virtualization of Embedded Reconfigurable Systems 249
Cornelia Wulf (Technische Universität Dresden, Germany), Michael Willig (Technische Universität Dresden, Germany), and Diana Göhringer (Technische Universität Dresden, Germany)

Pharos: A Multi-FPGA Performance Monitor 257
Arzhang Rafii (University of Toronto), Welson Sun (Alibaba Group), and Paul Chow (University of Toronto)

Session 4B: PhD Forum

Exploiting the Potential of Approximate Arithmetic in DSP & AI Hardware Accelerators 263
Vasileios Leon (National Technical University of Athens, Greece), Kiamal Pekmestzi (National Technical University of Athens, Greece), and Dimitrios Soudris (National Technical University of Athens, Greece)

Design for Agility: A Modular Reconfigurable Platform for Heterogeneous Many-Core Architectures 265
Ahmed Kamaleldin (Technische Universität Dresden, Germany) and Diana Göhringer (Technische Universität Dresden, Germany)

A Novel Top to Bottom Toolchain For Generating Virtual Coarse-Grained Reconfigurable Arrays 267
Florian Fricke (Brandenburgische Technische Universität Cottbus - Senftenberg, Germany)

Reconfigurable Computing Systems as Component-Oriented Designs for Robotics 269
Ariel Podlubne (Technische Universität Dresden) and Diana Göhringer (Technische Universität Dresden, Germany)

Optimizing Deep Learning Decoders for FPGA Implementation 271
E. Kavvousanos (University of Patras, Greece) and V. Paliouras (University of Patras, Greece)

Wormhole Computing in Networks-on-Chip 273
Jens Rettkowski (Technische Universität Dresden, Germany) and Diana Göhringer (Technische Universität Dresden, Germany)

Accelerating Fixed-Point Simulations using Width Reconfigurable Hardware Architectures 275
Keyvan Shahin (Brandenburg University of Technology, Germany) and Michael Huebner (Brandenburg University of Technology, Germany)

Towards the Efficient Multi-platform Execution of Deep Neural Networks 277
Hector Gerardo Munoz Hernandez (Brandenburg University of Technology Cottbus-Senftenberg, Germany)

Session 5A: Accelerated Machine Learning (2)

Distributed Recommendation Inference on FPGA Clusters 279
Yu Zhu (ETH Zürich), Zhenhao He (ETH Zürich), Wenqi Jiang (ETH Zürich), Kai Zeng (Alibaba Group), Jingren Zhou (Alibaba Group), and Gustavo Alonso (ETH Zürich)

SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs 286
Sathish Panchapakesan (Simon Fraser University, Canada), Zhenman Fang (Simon Fraser University, Canada), and Jian Li (Futurewei Technologies, Inc, USA)

Accelerating Continual Learning on Edge FPGA 294
Duvindu Piyasena (Nanyang Technological University, Singapore), Siew Kei Lam (Nanyang Technological University, Singapore), and Meiqing Wu (Nanyang Technological University, Singapore)

Leveraging Fine-Grained Structured Sparsity for CNN Inference on Systolic Array Architectures 301
Linqiao Liu (University of Toronto, Canada) and Stephen Brown (University of Toronto, Canada)

Increasing Flexibility of FPGA-Based CNN Accelerators with Dynamic Partial Reconfiguration 306
Hasan Irmak (University of Twente, The Netherlands), Daniel Ziener (Technische Universitat Ilmenau, Germany), and Nikolaos Alachiotis (University of Twente, The Netherlands)

Session 5B: Synthesis, Technology, Others

Enabling Mixed-Timing NoCs for FPGAs: Reconfigurable Synthesizable Synchronization FIFOs 312
Ameer Abdelhadi (University of Toronto, Canada) and He Li (University of Cambridge, United Kingdom)

A Flexible Multi-channel Feedback FxLMS Architecture for FPGA Platforms 319
Alexander Klemd (Helmut-Schmidt-University, Germany), Johannes Timmermann (Helmut-Schmidt-University, Germany), Bernd Klauer (Helmut-Schmidt-University, Germany), and Delf Sachau (Helmut-Schmidt-University, Germany)

Clock Skew Scheduling: Avoiding the Runtime Cost of Mixed-Integer Linear Programming 327
Grace Zgheib (Intel Corporation, United States), Yu Shen Lu (University of Toronto, Canada), and Ilya Ganusov (Intel Corporation, United States)

Post-LUT-Mapping Implementation of General Logic on Carry Chains via a MIG-Based Circuit Representation 334
Jin Hee Kim (University of Toronto, Canada) and Jason Anderson (University of Toronto, Canada)

Exploiting the Correlation Between Dependence Distance and Latency in Loop Pipelining for HLS 341
Jianyi Cheng (Imperial College London, UK), John Wickerson (Imperial College London, UK), and George A. Constantinides (Imperial College London, UK)

Session 6A: Tools & Methods for Machine Learning Accelerators

MAFIA: Machine Learning Acceleration on FPGAs for IoT Applications 347
Nikhil P. Ghanathe (University of British Columbia), Vivek Seshadri (Microsoft Research), Rahul Sharma (Microsoft Research), Steve Wilton (University of British Columbia), and Aayan Kumar (University of California, Berkeley)

Koios: A Deep Learning Benchmark Suite for FPGA Architecture and CAD Research 355
Aman Arora (The University of Texas at Austin), Andrew Boutros (University of Toronto & Vector Institute for AI), Daniel Rauch (The University of Texas at Austin), Aishwarya Rajen (The University of Texas at Austin), Aatman Borda (The University of Texas at Austin), Seyed Alireza Damghani (University of New Brunswick), Samidh Mehta (The University of Texas at Austin), Sangram Kate (The University of Texas at Austin), Pragnesh Patel (The University of Texas at Austin), Kenneth B. Kent (University of New Brunswick), Vaughn Betz (University of Toronto), and Lizy K. John (The University of Texas at Austin)

HALF: Holistic Auto Machine Learning for FPGAs 363
Jonas Ney (TU Kaiserslautern, Germany), Dominik Loroch (Fraunhofer ITWM, Germany), Vladimir Rybalkin (TU Kaiserslautern, Germany), Nico Weber (Fraunhofer ITWM, Germany), Jens Krueger (Fraunhofer ITWM, Germany), and Norbert Wehn (TU Kaiserslautern, Germany)

MAPLE: A Machine Learning Based Aging-Aware FPGA Architecture Exploration Framework 369
Behnam Ghavami (Simon Fraser University, Canada), Milad Ibrahimipour (Independent Researcher, Canada), Zhenman Fang (Simon Fraser University, Canada), and Lesley Shannon (Simon Fraser University, Canada)

Session 6B: Research Projects

AITIA: Embedded AI Techniques for Industrial Applications 374
Marcelo Brandalero (Brandenburg University of Technology Cottbus-Senftenberg, Germany), Mitko Veleski (Brandenburg University of Technology Cottbus-Senftenberg, Germany), Hector Gerardo Muñoz Hernandez (Brandenburg University of Technology Cottbus-Senftenberg, Germany), Muhammad Ali (Technische Universitaet Dresden, Germany), Laurens Le Jeune (KU Leuven, Belgium), Toon Goedemé (KU Leuven, Belgium), Nele Mentens (KU Leuven, Belgium), Jurgen Vandendriessche (Vrije Universiteit Brussel, Belgium), Lancelot Lhoest (Vrije Universiteit Brussel, Belgium), Bruno da Silva (Vrije Universiteit Brussel, Belgium), Abdellah Touhafi (Vrije Universiteit Brussel, Belgium), Diana Goehringer (Technische Universitaet Dresden, Germany), and Michael Hübner (Brandenburg University of Technology Cottbus-Senftenberg, Germany)

FPGA Acceleration in EVOLVE's Converged Cloud-HPC Infrastructure 376
Konstantina Koliogeorgi (Microprocessors and Digital Systems Laboratory ECE NTUA, Greece), Fekhr Eddine Keddous (Foundation for Research and Technology Hellas), Dimosthenis Masouros (Microprocessors and Digital Systems Laboratory ECE NTUA, Greece), Antony Chazapis (Foundation for Research and Technology Hellas), Michelle Aubrun (Thales Alenia Space, France), Sotirios Xydis (Harokopio University Athens), Angelos Bilas (Foundation for Research and Technology Hellas), Romain Hugues (Thales Alenia Space, France), Jean-Thomas Acquaviva (DDN Storage), Huy Nam Nguyen (Bull Atos Technologies Les Clayes-sous-Bois France), and Dimitrios Soudris (Microprocessors and Digital Systems Laboratory ECE NTUA, Greece)

Architectures for SLAM and Augmented Reality Computing ..378
Nikolaos Bellas (University of Thessaly, Greece), Christos D. Antonopoulos (University of Thessaly, Greece), Spyros Lalis (University of Thessaly, Greece), Maria Rafaela Gkeka (University of Thessaly, Greece), Alexandros Patras (University of Thessaly, Greece), Georgios Keramidas (Think Silicon S.A., Greece), Iakovos Stamoulis (Think Silicon S.A., Greece), Nikolaos Tavoularis (FORTH, Greece), Stylianos Piperakis (FORTH, Greece), Emmanouil Hourdakis (FORTH, Greece), Panos Trahanias (FORTH, Greece), Paul Zikas (OramaVR, Greece), George Papagiannakis (OramaVR, Greece), and Ioanna Kartsonaki (OramaVR, Greece)

HiPReP: High-Performance Reconfigurable Processor - Architecture and Compiler ..380
Philipp Käsgen (Osnabrueck University of Applied Sciences, Germany), Mohamed Messelka (Osnabrueck University of Applied Sciences, Germany), and Markus Weinhardt (Osnabrueck University of Applied Sciences, Germany)

XANDAR: X-by-Construction Design Framework for Engineering Autonomous & Distributed Real-time Embedded Software Systems ..382
Jürgen Becker (Karlsruhe Institute of Technology, Germany), Leonard Masing (Karlsruhe Institute of Technology, Germany), Tobias Dörr (Karlsruhe Institute of Technology, Germany), Florian Schade (Karlsruhe Institute of Technology, Germany), Georgios Keramidas (Aristotle University of Thessaloniki, Greece), Christos P. Antonopoulos (University of Peloponnese, Greece), Michail Mavropoulos (University of Peloponnese, Greece), Efstratios Tiganourias (Aristotle University of Thessaloniki, Greece), Vasilios Kelefouras (University of Peloponnese, Greece), Konstantinos Antonopoulos (University of Peloponnese, Greece), Nikolaos Voros (University of Peloponnese, Greece), Umut Durak (Institute of Flight Systems, German Aerospace Center, Germany), Alexander Ahlbrecht (Institute of Flight Systems, German Aerospace Center, Germany), Wanja Zaeske (Institute of Flight Systems, German Aerospace Center, Germany), Christos Panagiotou (AVN Innovative Technology Solutions Limited, Cyprus), Dimitris Karadimas (AVN Innovative Technology Solutions Limited, Cyprus), Nico Adler (Vector Informatik GmbH, Germany), Andreas Sailer (Vector Informatik GmbH, Germany), Raphael Weber (Vector Informatik GmbH, Germany), Thomas Wilhelm (Vector Informatik GmbH, Germany), Florian Oszwald (Bayerische Motoren Werke Aktiengesellschaft, Germany), Dominik Reinhardt (Bayerische Motoren Werke Aktiengesellschaft, Germany), Mohamad Chamas (Bayerische Motoren Werke Aktiengesellschaft, Germany), Adnan Bekan (Bayerische Motoren Werke Aktiengesellschaft, Germany), Graham Smethurst (Bayerische Motoren Werke Aktiengesellschaft, Germany), Fahad Siddiqui (Queen's University Belfast, UK), Rafiullah Khan (Queen's University Belfast, UK), Vahid Garousi (Queen's University Belfast, UK), Sakir Sezer (Queen's University Belfast, UK), and Victor Morales (Fent Innovative Software Solutions SL, Spain)

The SMART4ALL High Performance Computing Infrastructure: Sharing High-End Hardware Resources via Cloud-Based Microservices .384
Angelos S. Voros (University of Peloponnese, Greece), Christos Panagiotou (AVN Innovative Technology Solutions Limited, Cyprus), Stavros Zogas (University of Peloponnese, Greece), Georgios Keramidas (University of Peloponnese, Greece & Aristotle University of Thessaloniki, Greece), Christos P. Antonopoulos (University of Peloponnese, Greece), Michael Hubner (Chair of Computer Engineering, Brandenburg University of Technology Cottbus-Senftenberg, Germany), and Nikolaos S. Voros (University of Peloponnese, Greece)

Demo Night Papers

Demonstration of a Distributed Accelerator Framework for Energy-Efficient ML Processing .386
Fritjof Steinert (Fraunhofer Heinrich Hertz Institute, Germany; University of Potsdam, Germany), Justin Knapheide (Fraunhofer Heinrich Hertz Institute, Germany; University of Potsdam, Germany), and Benno Stabernack (Fraunhofer Heinrich Hertz Institute, Germany; University of Potsdam, Germany)

Capture and Visualisation of Radio Signals with an Open Source, Single Chip Spectrum Analyser .387
David Northcote (University of Strathclyde, UK), Lewis McLaughlin (University of Strathclyde, UK), Louise H. Crockett (University of Strathclyde, UK), and Robert W. Stewart (University of Strathclyde, UK)

Hand Sign Recognition via Deep Learning on Tightly Coupled Processor Arrays .388
Christian Heidorn (Friedrich-Alexander University Erlangen-Nürnberg (FAU), Germany), Dominik Walter (Friedrich-Alexander University Erlangen-Nürnberg (FAU), Germany), Yunus Emre Candir (Friedrich-Alexander University Erlangen-Nürnberg (FAU), Germany), Frank Hannig (Friedrich-Alexander University Erlangen-Nürnberg (FAU), Germany), and Jürgen Teich (Friedrich-Alexander University Erlangen-Nürnberg (FAU), Germany)

Reduced-Voltage OmpSs@FPGA: A Demonstration .389
Marc Perelló Bacardit (Barcelona Supercomputing Center) and Behzad Salami (Barcelona Supercomputing Center)

HLS_PRINT: High Performance Logging Framework on FPGA .390
Nupur Sumeet (TCS Research, India) and Manoj Nambiar (TCS Research, India)

Simodense: a RISC-V Softcore Optimised for Exploring Custom SIMD Instructions .391
Philippos Papaphilippou (Imperial College London, UK), Paul H. J. Kelly (Imperial College London, UK), and Wayne Luk (Imperial College London, UK)

Hardware-Software Implementation of a DNN for 3D Object Detection using FINN — A Demo 398
Joanna Stanisz (AGH University of Science and Technology, Poland), Konrad Lis (AGH University of Science and Technology, Poland), Tomasz Kryjak (AGH University of Science and Technology, Poland), and Marek Gorgon (AGH University of Science and Technology, Poland)

MELODI: An Online Platform for Mass Education of Digital Design - HDL to Remote FPGA .399
Friedrich Bauer (TU Wien, Austria), Felix Braun (TU Wien, Austria), Daniel Hauer (TU Wien, Austria), Axel Jantsch (TU Wien, Austria), Markus D. Kobelrausch (TU Wien, Austria), Martin Mosbeck (TU Wien, Austria), Nima TaheriNejad (TU Wien, Austria), and Philipp-Sebastian Vogt (TU Wien, Austria)

Taping out an FPGA in 24 Hours with OpenFPGA: The SOFA Project .400
Xifan Tang (University of Utah, USA), Ganesh Gore (University of Utah, USA), Grant Brown (University of Utah, USA), and Pierre-Emmanuel Gaillardon (University of Utah, USA)

A Comparison of Real-Time 4K/UltraHD Connected Component Labelling Architectures .401
Marcin Kowalczyk (AGH University of Science and Technology, Poland) and Tomasz Kryjak (AGH University of Science and Technology, Poland)

Power-Aware Real-Time Operating Systems on Reconfigurable Architectures .402
Gökhan Akgün (Technische Universität Dresden, Germany) and Diana Göhringer (Technische Universität Dresden, Germany)

FGYM: Toolkit for Benchmarking FPGA Based Reinforcement Learning Algorithms .404
Nathaniel Peura (University of Southern California, USA), Yuan Meng (University of Southern California, USA), Sanmukh Kuppannagari (University of Southern California, USA), and Viktor Prasanna (University of Southern California, USA)

Quantised Siamese Tracker for 4K/UltraHD Video Stream — A Demo .405
Dominika Przewlocka-Rus (AGH University of Science and Technology, Poland) and Tomasz Kryjak (AGH University of Science and Technology, Poland)

The FABulous Open eFPGA Ecosystem in Action From Specifications to Chips to Running Bitsteams .406
Jing Yu (The University of Manchester, UK), Andrew Attwood (Liverpool John Moores University, UK), Nguyen Dao (The University of Manchester, UK), and Dirk Koch (The University of Manchester, UK)

Author Index 407