# **2021 IEEE Symposium on High-Performance Interconnects (HOTI 2021)**

**Virtual Conference** 18 – 20 August 2021



IEEE Catalog Number: CFP21HIS-POD **ISBN:** 

978-1-6654-3249-8

## Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

*Copyright and Reprint Permissions*: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

## \*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	
ISBN (Print-On-Demand):	
ISBN (Online):	
ISSN:	

CFP21HIS-POD 978-1-6654-3249-8 978-1-6654-3248-1 1550-4794

#### Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400 Fax: (845) 758-2633 E-mail: curran@proceedings.com Web: www.proceedings.com



## 2021 IEEE Symposium on High-Performance Interconnects (HOTI) **HOTI 2021**

## **Table of Contents**

## **Technical Paper Session A: Specialized Network Hardware**

In-Network Reductions on Multi-Dimensional Hyperx .1 Kartik Lakhotia (University of Southern California), Fabrizio Petrini (Intel Labs), Rajgopal Kannan (U.S Army Research Lab), and Viktor Prasanna (University of Southern California)
Hardware SYN Attack Protection For High Performance Load Balancers .9 Reuven Cohen (Technion), Matty Kadosh (Nvidia), Alan Lo (Nvidia), and Qasem Sayah (Technion)

## **Technical Paper Session B: Deep Learning**

## **Technical Paper Session C: Buses and Memory**

A low Latency Approach to Delivering Alternate Protocols with Coherency and Memory Semantics using PCI Express® 6.0 PHY at 64.0 GT/s .35 Debendra Das Sharma (Intel Corporation, USA)
Programmable FPGA-Based Memory Controller .43 Sasindu Wijeratne (University of Southern California, USA), Sanket Pattnaik (University of Southern California, USA), Zhiyu Chen (University of Southern California, USA), Rajgopal Kannan (US Army Research Lab, USA), and Viktor Prasanna (University of Southern California, USA)
Technical Paper Session D: Routing and Switches
Polarized Routing: An Efficient and Versatile Algorithm for Large Direct Networks .52 Cristóbal Camarero (University of Cantabria, Spain), Carmen Martínez (University of Cantabria, Spain), and Ramón Beivide (University of

Cantabria, Spain) MBitTree: A fast and Scalable Packet Classification for Software Switches .60..... Jing Tan (National University of Defense Technology, China), GaoFeng Lv (National University of Defense Technology, China), and GuanJie Qiao (National University of Defense Technology, China)

## **Technical Paper Session E: Hot Topics**

Higher Performance and Capacity with OMI Near Memory .68.... Thomas M. Coughlin (Coughlin Associates, Inc., USA) and Jim Handy (Objective Analysis, USA)

Author Index 73.....