

2021 IEEE International Test Conference India (ITC India 2021)

**Bangalore, India
18 – 20 July 2021**



**IEEE Catalog Number: CFP21N34-POD
ISBN: 978-1-6654-3977-0**

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21N34-POD
ISBN (Print-On-Demand):	978-1-6654-3977-0
ISBN (Online):	978-1-6654-3976-3

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Accelerating GLS Simulation closure in DFT with Emulator	1
<i>Kriti Sundar Das, Padmini Prakash and Abhimanyusinh Zala</i>	
Side-channel Analysis for Hardware Trojan Detection using Machine Learning	7
<i>Shuo Yang, Prabuddha Chakraborty and Swarup Bhunia</i>	
Method and Apparatus for Bug Free Rapid Silicon Bringup	13
<i>Ravikumar Patel, V N Sivakumar Avaru, Ashutosh Anand, Kirankumar Tatti, Prakash Kumar and Shokhi Rastogi</i>	
Core Test Language based High Quality Memory Testing and Repair Methodology	19
<i>Puneet Arora, Patrick Gallagher and Steven Gregor</i>	
A Novel Method to measure PLL Bandwidth in a 5G RF transceiver	25
<i>Pradeep Nair and Dineej A</i>	
Comprehensive In-field Memory Self-Test and ECC Self Checker –Minimal Hardware Solution for FuSa	30
<i>Ratheesh Thekke Veetil, Ramesh Sharma and Swapna Gundeboyina</i>	
16x Multisite, High Current and High Power density Test Solution for Power Protection Device	36
<i>Sangeetha M V and Gaurav Mittal</i>	
Targeting Zero DPPM through Adoption of Advanced Fault Models and Unique Silicon Fall-out Analysis	40
<i>Aravinda Acharya, Nikita Naresh, Prakash Narayanan, Rubin Parekhji, Wilson Pradeep, Kevin Roush, Humberto Ibarra, Raj Sheth and Clarence Flora</i>	
An Efficient Test Architecture for Concurrent Over Voltage Stress Testing (OVST) of Logic and Memory	46
<i>Snehil Agrawal, Kamlesh Pandey, Ravi Chandra Kumar Y and Anurag Jain</i>	
Parallel Field Test Architecture for Boot-ROMs in Safety-Critical SoCs	52
<i>Nitesh Mishra, Nikita Naresh and Aravinda Acharya</i>	
A Fast Robust Operation Mode invariant Frame-work for IR drop Prediction	58
<i>Utsav Jana, Gaurav Jain, Vineeth Kaimal, Nachiket Soman, Ankita Agarwal and Deepak Agrawal</i>	
Addressing High Speed Memory Interface Test Quality Gaps in Shared Bus Architecture .	65
<i>Wilson Pradeep, Rajesh Gottumukkala and Srinivas Vooka</i>	
An Improved Test Pattern Reordering Framework Targeting Test Power Reduction	73
<i>Hillol Maity, Santanu Chattopadhyay, Bibhu Datta Sahoo, Indranil Sengupta, Parthajit Bhattacharya and Girish Patankar</i>	
Adapting AI into Low Power Testing	79
<i>Hillol Maity and Santanu Chattopadhyay</i>	