

2021 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2021)

**Tampa, Florida, USA
7-9 July 2021**



**IEEE Catalog Number: CFP21179-POD
ISBN: 978-1-6654-3947-3**

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21179-POD
ISBN (Print-On-Demand):	978-1-6654-3947-3
ISBN (Online):	978-1-6654-3946-6
ISSN:	2159-3469

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2021 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) **ISVLSI 2021**

Table of Contents

Message from the General Chairs .xv.....	
Message from the Technical Program Chairs .xvi.....	
Message from the Quantum Computing Workshop Chairs .xviii.....	
Organizing Committee .xix.....	
Program Committee .xx.....	
Steering Committee .xxiii.....	
Sponsors .xxiv.....	

Session 1: Circuits, Reliability, and Fault-Tolerance (CRT)

A Fully Digital Foreground Calibration Technique of A Flash ADC .1.....	
<i>Shatadal Chatterjee (Indian Institute of Information Technology, India), Maryaradhiya Daimari (Indian Institute of Information Technology, India), and Sounak Roy (Indian Institute of Information Technology, India)</i>	
An Adaptive Lockstep Architecture for Mixed-Criticality Systems .7.....	
<i>Fabian Kempf (Karlsruhe Institute of Technology (KIT)), Thomas Hartmann (Karlsruhe Institute of Technology (KIT)), Baehr Steffen (Karlsruhe Institute of Technology (KIT)), and Juergen Becker (Karlsruhe Institute of Technology (KIT))</i>	
Real-Time IC Aging Prediction via On-Chip Sensors .13.....	
<i>Ke Huang (San Diego State University, USA), Md Toufiq Hasan Anik (University of Maryland Baltimore County, USA), Xinqiao Zhang (San Diego State University, USA), and Naghmeh Karimi (University of Maryland Baltimore County, USA)</i>	
A 1-V, 10-bit, 250 MS/s, Current-Steering Segmented DAC for Video Applications .19.....	
<i>Shiv Chandra Kumar (National Institute of Technology Goa), Siddharth R. K. (National Institute of Technology Goa), Nithin Kumar Y. B. (National Institute of Technology Goa), and Vasantha M. H. (National Institute of Technology Goa)</i>	

Session 2: Computer Aided Design and Verification (CAD)

ILP-Based Global Routing Optimization with Cell Movements .25.....	
<i>Tiago Augusto Fontana (Federal University of Santa Catarina, Brazil), Erfan Aghaeekiasaraee (University of Calgary, Canada), Renan Netto (Federal University of Santa Catarina, Brazil), Sheiny Fabre Almeida (Federal University of Santa Catarina, Brazil), Upma Gandhi (University of Calgary, Canada), Aysa Fakhri Tabrizi (University of Calgary, Canada), David Westwick (University of Calgary, Canada), Laleh Behjat (University of Calgary, Canada), and José Luis Güntzel (Federal University of Santa Catarina, Brazil)</i>	
A Comparative Study of Specification Mining Methods for SoC Communication Traces .31.....	
<i>Md Rubel Ahmed (University of South Florida), Hao Zheng (University of South Florida), Parijat Mukherjee (Intel), Mahesh C. Ketkar (Intel), and Jin Yang (Intel)</i>	
Reverse Engineering Register to Variable Mapping in High-Level Synthesis .37.....	
<i>Mohammed Abderehman (IIT Guwahati, India), Rupak Gupta (IIT Guwahati, India), and Chandan Karfa (IIT Guwahati, India)</i>	
Resource and Performance Estimation for CNN Models using Machine Learning .43.....	
<i>Masoud Shahshahani (Doctoral Student in the University of Texas at Dallas, USA) and Dinesh Bhatia (Professor of Department of Electrical and Computer Engineering, USA)</i>	

Session 3: Digital Circuits and FPGA based Designs (DCF)

Stochastic Number Generators with Minimum Probability Conversion Circuits .49.....	
<i>Chris Collinsworth (University of Kentucky, USA) and Sayed Ahmad Salehi (University of Kentucky, USA)</i>	
Counter Random Gradient Descent Bit-Flipping Decoder for LDPC Codes .55.....	
<i>Keyue Deng (Nanjing University, China), Hangxuan Cui (Nanjing University, China), Jun Lin (Nanjing University, China), and Zhongfeng Wang (Nanjing University, China)</i>	
Depth Optimized Synthesis of Symmetric Boolean Functions .61.....	
<i>Martha Schmieber (DFKI GmbH), Saman Froehlich (University of Bremen, Germany), and Rolf Drechsler (DFKI GmbH and University of Bremen, Germany)</i>	
A Multi-Context Neural Core Design for Reconfigurable Neuromorphic Arrays .67.....	
<i>Adam Z. Foshie (The University of Tennessee, United States), Nishith N. Chakraborty (The University of Tennessee, United States), John J. Murray VI (The University of Tennessee, United States), Tanner J. Fowler (The University of Tennessee, United States), Mst Shamim Ara Shaukat (The University of Tennessee, United States), and Garrett S. Rose (The University of Tennessee, United States)</i>	
A Terabit Hybrid FPGA-ASIC Platform for Switch Virtualization .73.....	
<i>Mateus Saquetti (Federal University of Rio Grande do Sul), Raphael M. Brum (Federal University of Rio Grande do Sul), Bruno Zatt (Federal University of Pelotas), Samuel Pagliarini (Tallinn University of Technology), Weverton Cordeiro (Federal University of Rio Grande do Sul), and Jose R. Azambuja (Federal University of Rio Grande do Sul)</i>	

Session 4: Emerging and Post CMOS Technologies (EPT)

Crosstalk Logic Circuits with Built-in Memory .79.....	
<i>Naveen Kumar Macha (University of Missouri Kansas City, USA), Prerana Samant (University of Missouri Kansas City, USA), and Mostafizur Rahman (University of Missouri Kansas City, USA)</i>	
SpamHD: Memory-Efficient Text Spam Detection using Brain-Inspired Hyperdimensional Computing .84.....	
<i>Rahul Thapa (Villanova University), Bikal Lamichhane (Villanova University), Dongning Ma (Villanova University), and Xun Jiao (Villanova University)</i>	
HDXplore: Automated Blackbox Testing of Brain-Inspired Hyperdimensional Computing .90.....	
<i>Rahul Thapa (Villanova University), Dongning Ma (Villanova University), and Xun Jiao (Villanova University)</i>	
BDD Variable Ordering for Minimizing Power Consumption of Optical Logic Circuits .96.....	
<i>Ryosuke Matsuo (Kyoto University, Japan) and Shin-ichi Minato (Kyoto University, Japan)</i>	
Scaling Constraints for Memristor-Based Programmable Interconnect in Reconfigurable Computing Arrays .102.....	
<i>John J. Murray (University of Tennessee, USA), Adam Z. Foshie (University of Tennessee, USA), Mst Shamim Ara Shawkat (University of Tennessee, USA), and Garrett S. Rose (University of Tennessee, USA)</i>	

Session 5: SDS-1 System Design and Security (SDS)

Tile Architecture and Hardware Implementation for Computation-in-Memory .108.....	
<i>Mahdi Zahedi (Delft University of Technology (TU Delft), The Netherlands), Remon van Duijnen (Delft University of Technology (TU Delft), The Netherlands), Stephan Wong (Delft University of Technology (TU Delft), The Netherlands), and Said Hamdioui (Delft University of Technology (TU Delft), The Netherlands)</i>	
On Preventing SAT Attack with Decoy Key-Inputs .114.....	
<i>Quang-Linh Nguyen (LIRMM, Université de Montpellier, CNRS), Marie-Lise Flottes (LIRMM, Université de Montpellier, CNRS), Sophie Dupuis (LIRMM, Université de Montpellier, CNRS), and Bruno Rouzeyre (LIRMM, Université de Montpellier, CNRS)</i>	
An Extensible Evaluation Platform for FPGA Bitstream Obfuscation Security .120.....	
<i>Shakil Mahmud (University of South Florida), Brooks Olney (University of South Florida), and Robert Karam (University of South Florida)</i>	
Lorax: Machine Learning-Based Oracle Reconstruction With Minimal I/O Patterns .126.....	
<i>Wei Zeng (University of Wisconsin-Madison, USA), Azadeh Davoodi (University of Wisconsin-Madison, USA), and Rasit Onur Topaloglu (IBM, USA)</i>	
Towards Enhancing Power-Analysis Attack Resilience for Logic Locking Techniques .132.....	
<i>Zhiming Zhang (University of New Hampshire), Ivan Miketic (Stony Brook University), Emre Salman (Stony Brook University), and Qiaoyan Yu (University of New Hampshire)</i>	

Session 6: AFC-1 VLSI for Applied and Future Computing (AFC)

- Heartbeat Classification with Spiking Neural Networks on the Loihi Neuromorphic Processor .138
Kyle Buettner (University of Pittsburgh, USA) and Alan D. George (University of Pittsburgh, USA)
- A Reconfigurable Accelerator for Generative Adversarial Network Training Based on FPGA .144..
Tongtong Yin (Nanjing University, China), Wendong Mao (Nanjing University, China), Jinming Lu (Nanjing University, China), and Zhongfeng Wang (Nanjing University, China)
- Analog Circuit Implementation of Neural Networks for In-Sensor Computing .150.....
Jianghan Zhu (Southern University of Science and Technology, China), Bingzhen Chen (Southern University of Science and Technology, China), Zhitao Yang (Southern University of Science and Technology, China), Lingxiao Meng (Southern University of Science and Technology, China), and Tao Ye (Southern University of Science and Technology, China)
- Carry-free Addition in Resistive RAM Array: n-bit Addition in 22 Memory Cycles .157.....
John Reuben (Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), Germany) and Dietmar Fey (Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), Germany)
- A Flexible In-Memory Computing Architecture for Heterogeneously Quantized CNNs .164.....
Flavio Ponzina (EPFL - ESL, Switzerland), Marco Rios (EPFL - ESL, Switzerland), Giovanni Ansaloni (EPFL - ESL, Switzerland), Alexandre Levisse (EPFL -ESL, Switzerland), and David Atienza (EPFL - ESL, Switzerland)

Session 7: Best Paper Presentations

- FPU Reduced Variable Precision in Time: Application to the Jacobi Iterative Method .170.....
Noureddine Ait Said (University of Grenoble Alpes, CNRS, Grenoble INP, TIMA, France), Mounir Benabdenbi (University of Grenoble Alpes, CNRS INP*, TIMA, France), and Katell Morin-Allory (University of Grenoble Alpes, CNRS INP*, TIMA, France)*
- SkyBridge-3D-CMOS 2.0: IC Technology for Stacked-Transistor 3D ICs Beyond FinFETs .176.....
Sachin Bhat (University of Massachusetts Amherst, USA), Mingyu Li (University of Massachusetts Amherst, USA), Sounak Ghosh (University of Massachusetts Amherst, USA), Sourabh Kulkarni (University of Massachusetts Amherst, USA), and Csaba Andras Moritz (University of Massachusetts Amherst, USA)
- PipeBSW: A Two-Stage Pipeline Structure for Banded Smith-Waterman Algorithm on FPGA .182..
Luyi Li (Nanjing University, China), Jun Lin (Nanjing University, China), and Zhongfeng Wang (Nanjing University, China)
- An In-Memory Analog Computing Co-Processor for Energy-Efficient CNN Inference on Mobile Devices .188.....
Mohammed Elbity (University of South Carolina, USA), Abhishek Singh (Lehigh University, Bethlehem, USA), Brendan Reidy (University of South Carolina, USA), Xiaochen Guo (Lehigh University, USA), and Ramtin Zand (University of South Carolina, USA)

Dynamic Fault Tree Models for FPGA Fault Tolerance and Reliability .194.....	
<i>Yassmeen Elderhalli (Concordia University, Canada), Nahla El-Araby (TU Wien, Austria), Osman Hasan (National University of Sciences and Technology, Pakistan), Axel Jantsch (TU Wien, Austria), and Sofiene Tahar (Concordia University, Canada)</i>	
ATRIA: A Bit-Parallel Stochastic Arithmetic Based Accelerator for In-DRAM CNN Processing .200.	
<i>Supreeth Mysore Shivanandamurthy (University of Kentucky, USA), Ishan G. Thakkar (University of Kentucky, USA), and Sayed Ahmad Salehi (University of Kentucky, USA)</i>	

Session 8: Special Session: Efficient Accelerator Design on Reconfigurable Architecture

n-DiCE-LSTM: An n-Dimensional Configurable and Efficient Architecture for LSTM Accelerator .206	
<i>Mahboobe Sadeghipour Roodsari (University of Tehran, Iran), Hanieh Totonchi Asl (University of Tehran, Iran), and Zainalabedin Navabi (University of Tehran, Iran)</i>	
Micro-Architecture Tuning for Dynamic Frequency Scaling in Coarse-Grain Runtime Reconfigurable Arrays with Adaptive Clock Domain Support .212.....	
<i>Qilin Si (The University of Texas at Dallas), Md Intiaz Rashid (The University of Texas at Dallas), and Benjamin Carrion Schaefer (The University of Texas at Dallas)</i>	
Low Bitwidth CNN Accelerator on FPGA Using Winograd and Block Floating Point Arithmetic .218	
<i>Yuk Wong (Hong Kong University of Science and Technology, Hong Kong), Zhenjiang Dong (HiSilicon, China), and Wei Zhang (Hong Kong University of Science and Technology, Hong Kong)</i>	
Custom Enhancements to Networked Processor Templates .224.....	
<i>Tim Todman (Imperial College London) and Wayne Luk (Imperial College London)</i>	
Analyzing the Design Space of Spatial Tensor Accelerators on FPGAs .230.....	
<i>Liancheng Jia (Peking University, China), Zizhang Luo (Peking University, China), Liqiang Lu (Peking University, China), and Yun Liang (Peking University, China; Beijing Academy of Artificial Intelligence, China)</i>	

Session 9: Special Session: Side Channel Attack/Protections on Emerging Technology

Side-Channel Leakage Assessment Metrics: A Case Study of GIFT Block Ciphers .236.....	
<i>William Unger (Boise State University, United States), Liljana Babinkostova (Boise State University, United States), Mike Borowczak (University of Wyoming, United States), and Robert Erbes (Idaho National Laboratory, United States)</i>	
Stealing Machine Learning Parameters via Side Channel Power Attacks .242.....	
<i>Shaya Wolf (University of Wyoming, USA), Hui Hu (University of Wyoming, USA), Rafer Cooley (University of Wyoming, USA), and Mike Borowczak (University of Wyoming, USA)</i>	

Security Capsules: An Architecture for Post-Silicon Security Assertion Validation for Systems-on-Chip .248.....
Subashree Raja (University of Cincinnati, USA), Padmaja Bhamidipati (University of Cincinnati, USA), Xiaobang Liu (University of Cincinnati, USA), and Ranga Vemuri (University of Cincinnati, USA)

Session 10: VLSI for Applied and Future Computing

An FPGA-Based Reconfigurable Accelerator for Low-Bit DNN Training .254.....
Haikuo Shao (Nanjing University, China), Jinming Lu (Nanjing University, China), Jun Lin (Nanjing University, China), and Zhongfeng Wang (Nanjing University, China)

Accelerating Spectral Normalization for Enhancing Robustness of Deep Neural Networks .260.....
Zhixin Pan (University of Florida, USA) and Prabhat Mishra (University of Florida, USA)

A Microarchitecture Implementation Framework for Online Learning with Temporal Neural Networks .266.....
Harideep Nair (Carnegie Mellon University), John Paul Shen (Carnegie Mellon University), and James E. Smith (University of Wisconsin (Emeritus); Carnegie Mellon University (Adjunct))

Session 11: Special Session: FPGA Security in the Era of Machine Learning and Cloud Computing

Neural Networks as a Side-Channel Countermeasure: Challenges and Opportunities .272.....
Jonas Krautter (Karlsruhe Institute of Technology (KIT), Germany) and Mehdi B. Tahoori (Karlsruhe Institute of Technology (KIT), Germany)

New Security Threats on FPGAs: From FPGA Design Tools Perspective .278.....
Sandeep Sunkavilli (University of New Hampshire), Zhiming Zhang (University of New Hampshire), and Qiaoyan Yu (University of New Hampshire)

A Survey of Recent Attacks and Mitigation on FPGA Systems .284.....
Shijin Duan (Northeastern University, USA), Wenhao Wang (Northeastern University, USA), Yukui Luo (Northeastern University, USA), and Xiaolin Xu (Northeastern University, USA)

A Security Architecture for Domain Isolation in Multi-Tenant Cloud FPGAs .290.....
Joel Mandebi Mbongue (University of Florida, USA), Sujan Kumar Saha (University of Florida, USA), and Christophe Bobda (University of Florida, USA)

Efficient Hardware Implementation of PQC Primitives and PQC Algorithms Using High-Level Synthesis .296.....
Deepraj Soni (NYU Tandon school of Engineering, USA) and Ramesh Karri (NYU Tandon school of Engineering, USA)

Session 12: Special Session: Hardware Design of Emerging Electronics

- A Reconfigurable and Compact Spin-Based Analog Block for Generalizable nth Power and Root Computation .302.....
Adrian Tatulian (University of Central Florida) and Ronald F. Demara (University of Central Florida)
- Design of An Approximate FFT Processor Based on Approximate Complex Multipliers .308.....
Du Juin (Nanjing University of Aeronautics and Astronautics), Ke Chen (Nanjing University of Aeronautics and Astronautics), Peipei Yin (Nanjing University of Aeronautics and Astronautics), Chenggang Yan (Nanjing University of Aeronautics and Astronautics), and Weiqiang Liu (Nanjing University of Aeronautics and Astronautics)
- Low-Energy and CPA-Resistant Adiabatic CMOS/MTJ Logic for IoT Devices .314.....
Zachary Kahleifeh (University of Kentucky, USA) and Himanshu Thapliyal (University of Kentucky, USA)
- Proposal of A Novel Hybrid NAND-Like MRAM/DRAM Memory Architecture .320.....
Kuiqing He (Beihang University, China), Zhi Yang (Beihang University, China), Zhitai Yu (Beihang University, China), Jianglong Zhi (Beihang University, China), Zhaohao Wang (Beihang University, China), and Yijiao Wang (Beihang University, China)
- Oscillatory Neural Networks for Edge AI Computing .326.....
Corentin Delacour (LIRMM, University of Montpellier, CNRS, France), Stefania Carapezzi (LIRMM, University of Montpellier, CNRS, France), Madeleine Abernot (LIRMM, University of Montpellier, CNRS, France), Gabriele Boschetto (LIRMM, University of Montpellier, CNRS, France), Nadine Azemard (LIRMM, University of Montpellier, CNRS, France), Jeremie Salles (LIRMM, University of Montpellier, CNRS, France), Thierry Gil (LIRMM, University of Montpellier, CNRS, France), and Aida Todri-Sanial (LIRMM, University of Montpellier, CNRS, France)
- EQUAL: Efficient QUasi Adiabatic Logic for Enhanced Side-Channel Resistance .332.....
Krithika Dhananjay (Stony Brook University, New York) and Emre Salman (Stony Brook University, New York)
- Scalable Resonant Power Clock Generation for Adiabatic Logic Design .338.....
Ragh Kuttappa (Drexel University, USA), Leo Filippini (Drexel University, USA), Nicholas Sica (Drexel University, USA), and Baris Taskin (Drexel University, USA)

Session 13: Secure Design and Security

- HEXON: Protecting Firmware Using Hardware-Assisted Execution-Level Obfuscation .343.....
Muhammad Monir Hossain (University of Florida, USA), Sajeed Mohammad (University of Florida, USA), Jason Vosatka (University of Florida, USA), Jeffery Allen (Air Force Research Laboratory, USA), Monica Allen (Air Force Research Laboratory, USA), Farimah Farahmandi (University of Florida, USA), Fahim Rahman (University of Florida, USA), and Mark Tehranipoor (University of Florida, USA)

Enhancing PRESENT-80 and Substitution-Permutation Network Cipher Security with Dynamic "Keyed" Permutation Networks .350.....	
	<i>Matthew Lewandowski (University of South Florida, USA) and Srinivas Katkoori (University of South Florida, USA)</i>
Countering PUF Modeling Attacks through Adversarial Machine Learning .356.....	
	<i>Mohammad Ebrahimabadi (University of Maryland Baltimore County), Wassila Lalouani (University of Maryland Baltimore County), Mohamed Younis (University of Maryland Baltimore County), and Naghmeh Karimi (University of Maryland Baltimore County)</i>
LightRoAD: Lightweight Rowhammer Attack Detector .362.....	
	<i>Mottaqiallah Taouil (Delft University of Technology, The Netherlands), Cezar Reinbrecht (Delft University of Technology, The Netherlands), Said Hamdioui (Delft University of Technology, The Netherlands), and Johanna Sepulveda (Airbus Defense and Space, Germany)</i>
Minimized Region of Path-Search Algorithm for ASIP-Based Connection Allocator in NoCs .368...	
	<i>Seungseok Nam (Dresden University of Technology, Germany), Emil Matus (Dresden University of Technology, Germany), and Gerhard P. Fettweis (Dresden University of Technology, Germany)</i>

Student Research Forum (SRF)

Improved Polygon Method for HIL Simulations in Real Time .374.....	
	<i>Marina Yushkova (Universidad Autonoma de Madrid, Spain), Alberto Sanchez (Universidad Autonoma de Madrid, Spain), and Angel de Castro (Universidad Autonoma de Madrid, Spain)</i>
Machine Learning for VLSI CAD: A Case Study in On-Chip Power Grid Design .378.....	
	<i>Sukanta Dey (Indian Institute of Technology Guwahati, India), Sukumar Nandi (Indian Institute of Technology Guwahati, India), and Gaurav Trivedi (Indian Institute of Technology Guwahati, India)</i>
MCTS-Based Synthesis Towards Efficient Approximate Accelerators .384.....	
	<i>Muhammad Awais (Paderborn University, Germany) and Marco Platzner (Paderborn University, Germany)</i>
Wearable Health Monitoring System for Older Adults in a Smart Home Environment .390.....	
	<i>Rajdeep Kumar Nath (University of Kentucky, USA) and Himanshu Thapliyal (University of Kentucky, USA)</i>

Research Demo Session (RDS)

Implementation of a QPSK Symbol Synchronizer in Xilinx System Generator .396.....	
	<i>Bradley Comar (Department of Defense)</i>
Efficient Hardware Implementation of Convolution Layers Using Multiply-Accumulate Blocks .402	
	<i>Mohammadreza Esmali Nojehdeh (Istanbul Technical University, Turkey), Sajjad Parvin (Istanbul Technical University, Turkey), and Mustafa Altun (Istanbul Technical University, Turkey)</i>

A Study on Hardware-Aware Training Techniques for Feedforward Artificial Neural Networks .406
Sajjad Parvin (Istanbul Technical University) and Mustafa Altun (Istanbul Technical University)

Hardware Trojan Classification at Gate-Level Netlists Based on Area and Power Machine Learning Analysis .412.....
Konstantinos G. Liakos (University of Thessaly, Greece), Georgios K. Georgakilas (University of Thessaly, Greece), and Fotis C. Plessas (University of Thessaly, Greece)

FPGA Implementation of High Speed Anti-Notch Lattice Filter for Exon Region Identification in Eukaryotic Genes .418.....
Vikas Pathak (Malaviya National Institute of Technology and Swami Keshwanand Institute of Technology, India), Satyasai Jagannath Nanda (Malaviya National Institute of Technology, India), Amit Mahesh Joshi (Malaviya National Institute of Technology, India), and Sitanshu Sekhar Sahu (Birla Institute of Technology, India)

Quantum Computing Workshop (QCW)

A Quantum Variational Approach to Debugging Combinational Logic Circuits .422.....
Peter Demetriou (University of the Witwatersrand, South Africa), Conrad J. Haupt (University of the Witwatersrand, South Africa), and Ken J. Nixon (University of the Witwatersrand, South Africa)

Analyzing Crosstalk Error in the NISQ Era .428.....
Siyuan Niu (LIRMM, University of Montpellier, France) and Aida Todri-Sanial (LIRMM, University of Montpellier, CNRS, France)

Automated Flag Qubit Insertion for Reliable Quantum Circuit Output .431.....
Nikita Acharya (City College of New York, City University of New York, USA) and Samah Mohamed Saeed (City College of New York, City University of New York, USA)

Fast Quantum Circuit Simulation using Hardware Accelerated General Purpose Libraries .437.....
Oumarou Oumarou (Clausthal University of Technology, Germany), Alexandru Paler (Transilvania University of Brasov, Romania), and Robert Basmadjian (Clausthal University of Technology, Germany)

Implementation of Grover's Algorithm to Solve the Maximum Clique Problem .441.....
A. Haverly (Rochester Institute of Technology, USA) and S. Lopez (Rochester Institute of Technology, USA)

Importance of Diagonal Gates in Tensor Network Simulations .447.....
Danylo Lykov (Argonne National Laboratory, U.S.) and Yuri Alexeev (Argonne National Laboratory, U.S.)

Quantum Annealing for Automated Feature Selection in Stress Detection .453.....
Rajdeep Kumar Nath (University of Kentucky, USA), Himanshu Thapliyal (University of Kentucky, USA), and Travis S. Humble (Oak Ridge National Laboratory, USA)

Reproducibility in Quantum Computing .458.....
Samudra Dasgupta (Bredesen Center, University of Tennessee, USA; Quantum Science Center, Oak Ridge National Laboratory, USA) and Travis S. Humble (Bredesen Center, University of Tennessee, USA; Quantum Science Center, Oak Ridge National Laboratory, USA)

Towards Automated Superconducting Circuit Calibration using Deep Reinforcement Learning .462
Meriam Gay Bautista (Computational Research Division, Lawrence Berkeley National Laboratory), Zhi Jackie Yao (Computational Research Division, Lawrence Berkeley National Laboratory), Anastasiia Butko (Computational Research Division, Lawrence Berkeley National Laboratory), Mariam Kiran (Scientific Networking Division, Lawrence Berkeley National Laboratory), and Mekena Metcalf (Computational Research Division, Lawrence Berkeley National Laboratory)

Author Index 469.....