## **2021 IEEE Computer Society Annual Symposium on VLSI** (ISVLSI 2021)

Tampa, Florida, USA 7-9 July 2021



**IEEE Catalog Number: CFP21179-POD ISBN**:

978-1-6654-3947-3

## Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP21179-POD

 ISBN (Print-On-Demand):
 978-1-6654-3947-3

 ISBN (Online):
 978-1-6654-3946-6

ISSN: 2159-3469

#### **Additional Copies of This Publication Are Available From:**

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA

Phone: (845) 758-0400 Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



# 2021 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) ISVLSI 2021

#### **Table of Contents**

Message from the General Chairs xv
Message from the Technical Program Chairs xvi.
Message from the Quantum Computing Workshop Chairs xviii
Organizing Committee xix
Program Committee xx
Steering Committee xxiii
Sponsors xxiv
Session 1: Circuits, Reliability, and Fault-Tolerance (CRT)
A Fully Digital Foreground Calibration Technique of A Flash ADC .1.  Shatadal Chatterjee (Indian Institute of Information Technology, India), Maryaradhiya Daimari (Indian Institute of Information Technology, India), and Sounak Roy (Indian Institute of Information Technology, India)
An Adaptive Lockstep Architecture for Mixed-Criticality Systems .7.  Fabian Kempf (Karlsruhe Institute of Technology (KIT)), Thomas  Hartmann (Karlsruhe Institute of Technology (KIT)), Baehr Steffen (Karlsruhe Institute of Technology (KIT)), and Juergen Becker (Karlsruhe Institute of Technology (KIT))
Real-Time IC Aging Prediction via On-Chip Sensors .13  Ke Huang (San Diego State University, USA), Md Toufiq Hasan Anik (University of Maryland Baltimore County, USA), Xinqiao Zhang (San Diego State University, USA), and Naghmeh Karimi (University of Maryland Baltimore County, USA)
A 1-V, 10-bit, 250 MS/s, Current-Steering Segmented DAC for Video Applications .19

## Session 2: Computer Aided Design and Verification (CAD)

ILP-Based Global Routing Optimization with Cell Movements 25  Tiago Augusto Fontana (Federal University of Santa Catarina, Brazil), Erfan Aghaeekiasaraee (University of Calgary, Canada), Renan Netto (Federal University of Santa Catarina, Brazil), Sheiny Fabre Almeida (Federal University of Santa Catarina, Brazil), Upma Gandhi (University of Calgary, Canada), Aysa Fakheri Tabrizi (University of Calgary, Canada), David Westwick (University of Calgary, Canada), Laleh Behjat (University of Calgary, Canada), and José Luís Güntzel (Federal University of Santa Catarina, Brazil)	
A Comparative Study of Specification Mining Methods for SoC Communication Traces .31	
Reverse Engineering Register to Variable Mapping in High-Level Synthesis .37 Mohammed Abderehman (IIT Guwahati, India), Rupak Gupta (IIT Guwahati, India), and Chandan Karfa (IIT Guwahati, India)	••••
Resource and Performance Estimation for CNN Models using Machine Learning .43	••••
Session 3: Digital Circuits and FPGA based Designs (DCF)  Stochastic Number Generators with Minimum Probability Conversion Circuits 49	
Counter Random Gradient Descent Bit-Flipping Decoder for LDPC Codes .55	
Depth Optimized Synthesis of Symmetric Boolean Functions .61	
A Multi-Context Neural Core Design for Reconfigurable Neuromorphic Arrays .67	••••
A Terabit Hybrid FPGA-ASIC Platform for Switch Virtualization .73	

Session 4: Emerging and Post CMOS Technologies (EPT)
Crosstalk Logic Circuits with Built-in Memory .79 Naveen Kumar Macha (University of Missouri Kansas City, USA), Prerana Samant (University of Missouri Kansas City, USA), and Mostafizur Rahman (University of Missouri Kansas City, USA)
SpamHD: Memory-Efficient Text Spam Detection using Brain-Inspired Hyperdimensional Computing .84
HDXplore: Automated Blackbox Testing of Brain-Inspired Hyperdimensional Computing .90 Rahul Thapa (Villanova University), Dongning Ma (Villanova University), and Xun Jiao (Villanova University)
BDD Variable Ordering for Minimizing Power Consumption of Optical Logic Circuits .96
Scaling Constraints for Memristor-Based Programmable Interconnect in Reconfigurable Computing Arrays .102
Session 5: SDS-1 System Design and Security (SDS)
Tile Architecture and Hardware Implementation for Computation-in-Memory .108.  Mahdi Zahedi (Delft University of Technology (TU Delft), The Netherlands), Remon van Duijnen (Delft University of Technology (TU Delft), The Netherlands), Stephan Wong (Delft University of Technology (TU Delft), The Netherlands), and Said Hamdioui (Delft University of Technology (TU Delft), The Netherlands)
On Preventing SAT Attack with Decoy Key-Inputs .114
An Extensible Evaluation Platform for FPGA Bitstream Obfuscation Security .120
Lorax: Machine Learning-Based Oracle Reconstruction With Minimal I/O Patterns .126
Towards Enhancing Power-Analysis Attack Resilience for Logic Locking Techniques .132

### Session 6: AFC-1 VLSI for Applied and Future Computing (AFC)

Heartbeat Classification with Spiking Neural Networks on the Loihi Neuromorphic Processor .138. Kyle Buettner (University of Pittsburgh, USA) and Alan D. George (University of Pittsburgh, USA)
A Reconfigurable Accelerator for Generative Adversarial Network Training Based on FPGA .144 Tongtong Yin (Nanjing University, China), Wendong Mao (Nanjing University, China), Jinming Lu (Nanjing University, China), and Zhongfeng Wang (Nanjing University, China)
Analog Circuit Implementation of Neural Networks for In-Sensor Computing .150
Carry-free Addition in Resistive RAM Array: n-bit Addition in 22 Memory Cycles .157
A Flexible In-Memory Computing Architecture for Heterogeneously Quantized CNNs .164
Levisse (EPFL -ESL, Switzerland), and David Atienza (EPFL - ESL, Switzerland)
Switzerland)
Session 7: Best Paper Presentations  FPU Reduced Variable Precision in Time: Application to the Jacobi Iterative Method .17.0
Session 7: Best Paper Presentations  FPU Reduced Variable Precision in Time: Application to the Jacobi Iterative Method .170

Ramtin Zand (University of South Carolina, USA)

Dynamic Fault Tree Models for FPGA Fault Tolerance and Reliability .194
ATRIA: A Bit-Parallel Stochastic Arithmetic Based Accelerator for In-DRAM CNN Processing .200. Supreeth Mysore Shivanandamurthy (University of Kentucky, USA), Ishan G. Thakkar (University of Kentucky, USA), and Sayed Ahmad Salehi (University of Kentucky, USA)
Session 8: Special Session: Efficient Accelerator Design on Reconfigurable Architecture
n-DiCE-LSTM: An n-Dimensional Configurable and Efficient Architecture for LSTM Accelerator 206 Mahboobe Sadeghipour Roodsari (University of Tehran, Iran), Hanieh Totonchi Asl (University of Tehran, Iran), and Zainalabedin Navabi (University of Tehran, Iran)
Micro-Architecture Tuning for Dynamic Frequency Scaling in Coarse-Grain Runtime Reconfigurable Arrays with Adaptive Clock Domain Support 212
Low Bitwidth CNN Accelerator on FPGA Using Winograd and Block Floating Point Arithmetic .218  Yuk Wong (Hong Kong University of Science and Technology, Hong Kong),  Zhenjiang Dong (HiSilicon, China), and Wei Zhang (Hong Kong University  of Science and Technology, Hong Kong)
Custom Enhancements to Networked Processor Templates .224
Analyzing the Design Space of Spatial Tensor Accelerators on FPGAs 230
Session 9: Special Session: Side Channel Attack/Protections on Emerging Technology
Side-Channel Leakage Assessment Metrics: A Case Study of GIFT Block Ciphers .236
Stealing Machine Learning Parameters via Side Channel Power Attacks 242  Shaya Wolf (University of Wyoming, USA), Hui Hu (University of Wyoming, USA), Rafer Cooley (University of Wyoming, USA), and Mike Borowczak (University of Wyoming, USA)

Security Capsules: An Architecture for Post-Silicon Security Assertion Validation for Systems-on-Chip 248
Subashree Raja (University of Cincinnati, USA), Padmaja Bhamidipati (University of Cincinnati, USA), Xiaobang Liu (University of Cincinnati, USA), and Ranga Vemuri (University of Cincinnati, USA)
Session 10: VLSI for Applied and Future Computing
An FPGA-Based Reconfigurable Accelerator for Low-Bit DNN Training .254.  Haikuo Shao (Nanjing University, China), Jinming Lu (Nanjing University, China), Jun Lin (Nanjing University, China), and Zhongfeng Wang (Nanjing University, China)
Accelerating Spectral Normalization for Enhancing Robustness of Deep Neural Networks .260  Zhixin Pan (University of Florida, USA) and Prabhat Mishra (University of Florida, USA)
A Microarchitecture Implementation Framework for Online Learning with Temporal Neural Networks .266.
Harideep Nair (Carnegie Mellon University), John Paul Shen (Carnegie Mellon University), and James E. Smith (University of Wisconsin (Emeritus); Carnegie Mellon University (Adjunct))
Session 11: Special Session: FPGA Security in the Era of Machine Learning and Cloud Computing
Learning and Cloud Computing  Neural Networks as a Side-Channel Countermeasure: Challenges and Opportunities 272  Jonas Krautter (Karlsruhe Institute of Technology (KIT), Germany) and
Neural Networks as a Side-Channel Countermeasure: Challenges and Opportunities 272  Jonas Krautter (Karlsruhe Institute of Technology (KIT), Germany) and Mehdi B. Tahoori (Karlsruhe Institute of Technology (KIT), Germany)  New Security Threats on FPGAs: From FPGA Design Tools Perspective 278  Sandeep Sunkavilli (University of New Hampshire), Zhiming Zhang (University of New Hampshire), and Qiaoyan Yu (University of New
Neural Networks as a Side-Channel Countermeasure: Challenges and Opportunities 2.72  Jonas Krautter (Karlsruhe Institute of Technology (KIT), Germany) and Mehdi B. Tahoori (Karlsruhe Institute of Technology (KIT), Germany)  New Security Threats on FPGAs: From FPGA Design Tools Perspective 2.78  Sandeep Sunkavilli (University of New Hampshire), Zhiming Zhang (University of New Hampshire), and Qiaoyan Yu (University of New Hampshire)  A Survey of Recent Attacks and Mitigation on FPGA Systems 2.84

#### Session 12: Special Session: Hardware Design of Emerging Electronics

A Reconfigurable and Compact Spin-Based Analog Block for Generalizable nth Power and I Computation .302	Root
Design of An Approximate FFT Processor Based on Approximate Complex Multipliers .308. Du Juin (Nanjing University of Aeronautics and Astronautics), Ke Chen (Nanjing University of Aeronautics and Astronautics), Peipei Yin (Nanjing University of Aeronautics and Astronautics), Chenggang Yan (Nanjing University of Aeronautics and Astronautics), and Weiqiang Liu (Nanjing University of Aeronautics and Astronautics)	
Low-Energy and CPA-Resistant Adiabatic CMOS/MTJ Logic for IoT Devices .314	
Proposal of A Novel Hybrid NAND-Like MRAM/DRAM Memory Architecture .320  Kuiqing He (Beihang University, China), Zhi Yang (Beihang University, China), Zhitai Yu (Beihang University, China), Jianglong Zhi (Beihang University, China), Zhaohao Wang (Beihang University, China), and Yijiao Wang (Beihang University, China)	
Oscillatory Neural Networks for Edge AI Computing 326	
EQUAL: Efficient QUasi Adiabatic Logic for Enhanced Side-Channel Resistance .332 Krithika Dhananjay (Stony Brook University, New York) and Emre Salman (Stony Brook University, New York)	
Scalable Resonant Power Clock Generation for Adiabatic Logic Design 338	

#### Session 13: Secure Design and Security

Enhancing PRESENT-80 and Substitution-Permutation Network Cipher Security with Dynamic "Keyed" Permutation Networks .350
Countering PUF Modeling Attacks through Adversarial Machine Learning .356
LightRoAD: Lightweight Rowhammer Attack Detector .362
Minimized Region of Path-Search Algorithm for ASIP-Based Connection Allocator in NoCs .368  Seungseok Nam (Dresden University of Technology, Germany), Emil Matus (Dresden University of Technology, Germany), and Gerhard P. Fettweis (Dresden University of Technology, Germany)
Student Research Forum (SRF)
Improved Polygon Method for HIL Simulations in Real Time 37.4
Machine Learning for VLSI CAD: A Case Study in On-Chip Power Grid Design .378
MCTS-Based Synthesis Towards Efficient Approximate Accelerators .384
Wearable Health Monitoring System for Older Adults in a Smart Home Environment .390
Research Demo Session (RDS)
Implementation of a QPSK Symbol Synchronizer in Xilinx System Generator .396
Efficient Hardware Implementation of Convolution Layers Using Multiply-Accumulate Blocks .402 Mohammadreza Esmali Nojehdeh (Istanbul Technical University, Turkey), Sajjad Parvin (Istanbul Technical University, Turkey), and Mustafa Altun (Istanbul Technical University, Turkey)

A Study on Hardware-Aware Training Techniques for Feedforward Artificial Neural Networks .406 Sajjad Parvin (Istanbul Technical University) and Mustafa Altun (Istanbul Technical University)
Hardware Trojan Classification at Gate-Level Netlists Based on Area and Power Machine Learning Analysis 412
FPGA Implementation of High Speed Anti-Notch Lattice Filter for Exon Region Identification in Eukaryotic Genes 418
Quantum Computing Workshop (QCW)
A Quantum Variational Approach to Debugging Combinational Logic Circuits .422
Analyzing Crosstalk Error in the NISQ Era .428
Automated Flag Qubit Insertion for Reliable Quantum Circuit Output .431
Fast Quantum Circuit Simulation using Hardware Accelerated General Purpose Libraries .437  Oumarou Oumarou (Clausthal University of Technology, Germany),  Alexandru Paler (Transilvania University of Brasov, Romania), and  Robert Basmadjian (Clausthal University of Technology, Germany)
Implementation of Grover's Algorithm to Solve the Maximum Clique Problem 441
Importance of Diagonal Gates in Tensor Network Simulations .447
Quantum Annealing for Automated Feature Selection in Stress Detection .453

Reproducibility in Quantum Computing .458.
Samudra Dasgupta (Bredesen Center, University of Tennessee, USA;
Quantum Science Center, Oak Ridge National Laboratory, USA) and Travis
S. Humble (Bredesen Center, University of Tennessee, USA; Quantum
Science Center, Oak Ridge National Laboratory, USA)
Towards Automated Superconducting Circuit Calibration using Deep Reinforcement Learning .462
Meriam Gay Bautista (Computational Research Division, Lawrence
Berkeley National Laboratory), Zhi Jackie Yao (Computational Research
Division, Lawrence Berkeley National Laboratory), Anastasiia Butko
(Computational Research Division, Lawrence Berkeley National
Laboratory), Mariam Kiran (Scientific Networking Division, Lawrence
Berkeley National Laboratory), and Mekena Metcalf (Computational
Research Division, Lawrence Berkeley National Laboratory)
Author Index 469