

# **2021 Symposium on VLSI Technology**

**Kyoto, Japan  
13 – 19 June 2021**



**IEEE Catalog Number: CFP21VTS-POD  
ISBN: 978-1-6654-3009-8**

**Copyright © 2021, Japan Society of Applied Physics  
All Rights Reserved**

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21VTS-POD
ISBN (Print-On-Demand):	978-1-6654-3009-8
ISBN (Online):	978-1-6654-1945-1
ISSN:	0743-1562

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# TABLE OF CONTENTS

DESIGN AND TECHNOLOGY SOLUTIONS FOR 3D INTEGRATED HIGH PERFORMANCE SYSTEMS.....	1
<i>G. Van der Plas, E. Beyne</i>	
CHIPLET-BASED ADVANCED PACKAGING TECHNOLOGY FROM 3D/TSV TO FOWLP/FHE.....	3
<i>Takafumi Fukushima</i>	
A 7NM 0.46PJ/BIT 20GBPS WITH BER 1E-25 DIE-TO-DIE LINK USING MINIMUM INTRINSIC AUTO ALIGNMENT AND NOISE-IMMUNITY ENCODE .....	5
<i>Ying-Yu Hsu, Po-Chun Kuo, Chih-Lun Chuang, Po-Hao Chang, Hung-Hao Shen, Chen-Feng Chiang</i>	
ULTRA HIGH POWER COOLING SOLUTION FOR 3D-ICS .....	7
<i>C. J. Wu, S. T. Hsiao, J. Y. Wang, W. H. Lin, C. W. Chang, T. L. Shao, C. H. Tung, Doug C. H. Yu</i>	
A 13.7 TFLOPS/W FLOATING-POINT DNN PROCESSOR USING HETEROGENEOUS COMPUTING ARCHITECTURE WITH EXPONENT-COMPUTING-IN-MEMORY .....	9
<i>Juhyoung Lee, Jihoon Kim, Wooyoung Jo, Sangyeob Kim, Sangjin Kim, Jinsu Lee, Hoi-Jun Yoo</i>	
PIMCA: A 3.4-MB PROGRAMMABLE IN-MEMORY COMPUTING ACCELERATOR IN 28NM FOR ON-CHIP DNN INFERENCE .....	11
<i>Shihui Yin, Bo Zhang, Minkyu Kim, Jyotishman Saikia, Soonwan Kwon, Sungmeen Myung, Hyunsoo Kim, Sang Joon Kim, Mingoo Seok, Jae-Sun Seo</i>	
A 6.54-TO-26.03 TOPS/W COMPUTING-IN-MEMORY RNN PROCESSOR USING INPUT SIMILARITY OPTIMIZATION AND ATTENTION-BASED CONTEXT-BREAKING WITH OUTPUT SPECULATION .....	13
<i>Ruiqi Guo, Hao Li, Ruhui Liu, Zhixiao Zhang, Limei Tang, Hao Sun, Leibo Liu, Meng-Fan Chang, Shaojun Wei, Shouyi Yin</i>	
FULLY ROW/COLUMN-PARALLEL IN-MEMORY COMPUTING SRAM MACRO EMPLOYING CAPACITOR-BASED MIXED-SIGNAL COMPUTATION WITH 5-B INPUTS.....	15
<i>Jinseok Lee, Hossein Valavi, Yinqi Tang, Naveen Verma</i>	
HERMES CORE – A 14NM CMOS AND PCM-BASED IN-MEMORY COMPUTE CORE USING AN ARRAY OF 300PS/LSB LINEARIZED CCO-BASED ADCS AND LOCAL DIGITAL PROCESSING .....	17
<i>R. Khaddam-Aljameh, M. Stanisavljevic, J. Fornt Mas, G. Karunaratne, M. Braendli, F. Liu, A. Singh, S. M. Müller, U. Egger, A. Petropoulos, T. Antonakopoulos, K. Brew, S. Choi, I. Ok, F. L. Lie, N. Saulnier, V. Chan, I. Ahsan, V. Narayanan, S. R. Nandakumar, M. Le Gallo, P. A. Francese, A. Sebastian, E. Eleftheriou</i>	
A 20X28 SPINS HYBRID IN-MEMORY ANNEALING COMPUTER FEATURING VOLTAGE-MODE ANALOG SPIN OPERATOR FOR SOLVING COMBINATORIAL OPTIMIZATION PROBLEMS.....	19
<i>Junjie Mu, Yuqi Su, Bongjin Kim</i>	

ANALOG IN-MEMORY COMPUTING IN FEFET-BASED 1T1R ARRAY FOR EDGE AI APPLICATIONS.....	21
<i>D. Saito, T. Kobayashi, H. Koga, N. Ronchi, K. Banerjee, Y. Shuto, J. Okuno, K. Konishi, L. Di Piazza, A. Mallik, J. Van Houdt, M. Tsukamoto, K. Ohkuri, T. Umebayashi, T. Ezaki</i>	
ENERGY-EFFICIENT RELIABLE HZO FEFET COMPUTATION-IN-MEMORY WITH LOCAL MULTIPLY & GLOBAL ACCUMULATE ARRAY FOR SOURCE-FOLLOWER & CHARGE-SHARING VOLTAGE SENSING.....	23
<i>Chihiro Matsui, Kasidit Toprasertpong, Shinichi Takagi, Ken Takeuchi</i>	
ON-SILICON PHOTONIC INTEGRATED CIRCUIT TOWARD ON-CHIP INTERCONNECTION AND DISTRIBUTED COMPUTING .....	25
<i>Nobuhiko Nishiyama, Tomohiro Amemiya</i>	
MONOLITHIC MICRORING-BASED WDM OPTICAL I/O FOR HETEROGENEOUS COMPUTING .....	27
<i>Mark Wade, Daniel Jeong, Byungchae Kim, Mason Zhang, Woorham Bae, Chong Zhang, Pavan Bhargava, Derek Van Orden, Shahab Ardalani, Chandarasekaran Ramamurthy, Erik Anderson, Austin Katzin, Haiwei Lu, Sidney Buchbinder, Behrooz Beheshtian, Anatoly Khilo, Michael Rust, Chen Li, Forrest Sedgwick, John Fini, Roy Meade, Vladimir Stojanović, Chen Sun</i>	
GRAPHENE ELECTRO-ABSORPTION MODULATORS INTEGRATED AT WAFER-SCALE IN A CMOS FAB.....	29
<i>C. H. Wu, S. Brems, D. Yudistira, D. Cott, A. Milenin, K. Vandersmissen, A. Maestre, A. Centeno, J. Van Campenhout, C. Huyghebaert, M. Pantouvaki</i>	
SILICON PHOTONIC MICRO-RING MODULATOR-BASED 4 X 112 GB/S O-BAND WDM TRANSMITTER WITH RING PHOTOCURRENT-BASED THERMAL CONTROL IN 28NM CMOS.....	31
<i>Jahnavi Sharma, Hao Li, Zhe Xuan, Ranjeet Kumar, Chun-Ming Hsu, Meer Sakib, Peicheng Liao, Haisheng Rong, James Jaussi, Ganesh Balamurugan</i>	
FIRST INGAAS/INALAS SINGLE-PHOTON AVALANCHE DIODES (SPADS) HETERO INTEGRATED WITH SI PHOTONICS ON SOI PLATFORM FOR 1550 NM DETECTION .....	33
<i>Jishen Zhang, Haiwen Xu, Gong Zhang, Yue Chen, Haibo Wang, Kian Hua Tan, Satrio Wicaksono, Chao Wang, Chen Sun, Qiwen Kong, Charles Ci Wen Lim, Soon-Fatt Yoon, Xiao Gong</i>	
BANDGAP-TUNABLE III-V-OI PHOTONICS PLATFORM WITH QUANTUM WELL INTERMIXING FOR VERSATILE ACTIVE-PASSIVE INTEGRATION OF CHIP-SCALE PHOTONIC INTEGRATED CIRCUITS.....	35
<i>N. Sekine, K. Toprasertpong, S. Takagi, M. Takenaka</i>	
FIRST DEMONSTRATION OF WAVEGUIDE-COUPLED $Ge_{0.92}Sn_{0.08}/Ge$ MULTIPLE-QUANTUM-WELL PHOTODETECTOR ON THE SOI PLATFORM FOR 2- $\mu$ M WAVELENGTH OPTOELECTRONIC INTEGRATED CIRCUIT .....	37
<i>Haibo Wang, Yue Chen, Jishen Zhang, Gong Zhang, Yi-Chiau Huang, Xiao Gong</i>	
A CMOS IMAGE SENSOR AND AN AI ACCELERATOR FOR REALIZING EDGE-COMPUTING-BASED SURVEILLANCE CAMERA SYSTEMS .....	39
<i>Fukashi Morishita, Norihito Kato, Satoshi Okubo, Takao Toi, Mitsuru Hiraki, Sugako Otani, Hideaki Abe, Yuji Shinohara, Hiroyuki Kondo</i>	

ALL-DIRECTIONAL DUAL PIXEL AUTO FOCUS TECHNOLOGY IN CMOS IMAGE SENSORS .....	41
<i>Eun Sub Shim, Kyungho Lee, Junghyung Pyo, Wooseok Choi, Jungbin Yun, Taesub Jung, Kyungduck Lee, Seyoung Kim, Chanhee Lee, Seungki Baek, Hyuncheol Kim, Sungsoo Choi, Junseok Yang, Kyoungmok Son, Jongwon Choi, Howoo Park, Bumsuk Kim, JungChak Ahn, Duckhyun Chang</i>	
DEVELOPMENT OF ADVANCED INTER-COLOR-FILTER GRID ON SUB-MICRON-PIXEL CMOS IMAGE SENSOR FOR MOBILE CAMERAS WITH HIGH SENSITIVITY AND HIGH RESOLUTION .....	43
<i>In-Sung Joe, Yunki Lee, Hye Yeon Park, Jong Uk Kim, Dongyeon Kang, Taehoon Kim, Minkwan Kim, Kwangmin Lee, Minsung Heo, Inho Ro, Jinhyung Kim, Inyong Park, Seokjin Kwon, Kisang Yoon, Dami Park, Changkyu Lee, Eunyoung Jo, Minhwan Jeon, Chanho Park, Kyung Rae Byun, Chong Kwang Chang, JaeSung Hur, Kijoong Yoon, Taeksoo Jeon, Jaehak Lee, Jungho Park, Bumsuk Kim, JungChak Ahn, Hyunchul Kim, Chang-Rok Moon, Hyoung-Sub Kim</i>	
A 2.6 E-RMS LOW-RANDOM-NOISE, 116.2 MW LOW-POWER 2-MP GLOBAL SHUTTER CMOS IMAGE SENSOR WITH PIXEL-LEVEL ADC AND IN-PIXEL MEMORY .....	45
<i>Min-Woong Seo, Myunglae Chu, Hyun-Yong Jung, Suksan Kim, Jiyoung Song, Junan Lee, Sung-Yong Kim, Jongyeon Lee, Sung-Jae Byun, Daehee Bae, Minkyung Kim, Gwi-Deok Lee, Heesung Shim, Changyong Um, Changhwa Kim, In-Gyu Baek, Doowon Kwon, Hongki Kim, Hyuksoon Choi, Jonghyun Go, JungChak Ahn, Jaekyu Lee, Changrok Moon, Kyupil Lee, Hyoung-Sub Kim</i>	
A PHOTON-COUNTING 4MPIXEL STACKED BSI QUANTA IMAGE SENSOR WITH 0.3E-READ NOISE AND 100DB SINGLE-EXPOSURE DYNAMIC RANGE.....	47
<i>Jiaju Ma, Dexue Zhang, Omar Elgendy, Saleh Masoodian</i>	
A5.1MS LOW-LATENCY FACE DETECTION IMAGER WITH IN-MEMORY CHARGE-DOMAIN COMPUTING OF MACHINE-LEARNING CLASSIFIERS .....	49
<i>Hyunsoo Song, Sungjin Oh, Juan Salinas, Sung-Yun Park, Euisik Yoon</i>	
A CMOS LIDAR SENSOR WITH PRE-POST WEIGHTED-HISTOGRAMMING FOR SUNLIGHT IMMUNITY OVER 105 KLX AND SPAD-BASED INFINITE INTERFERENCE CANCELING.....	51
<i>Hyeongseok Seo, Gihwan Cho, Jungwoo Kim, Junhan Bae, Seong-Jin Kim, Jung-Hoon Chun, Jaehyuk Choi</i>	
ADVANCED MULTI-NIR SPECTRAL IMAGE SENSOR WITH OPTIMIZED VISION SENSING SYSTEM AND ITS IMPACT ON INNOVATIVE APPLICATIONS .....	53
<i>Hirofumi Sumi, Hironari Takehara, Jun Ohta, Masatoshi Ishikawa</i>	
SOLID STATE QUBITS: HOW LEARNING FROM CMOS FABRICATION CAN SPEED-UP PROGRESS IN QUANTUM COMPUTING.....	55
<i>I. P. Radu, R. Li, A. Potočník, T. Ivanov, D. Wan, S. Kubicek, N. I. Dumoulin Stuyck, J. Verjauw, J. Jussot, Y. Canvel, C. Godfrin, M. Mongillo, R. Acharya, A. Elsayed, M. Shehata, X. Piao, A. Pacco, L. Souriau, S. Couet, B. T. Chan, J. Craninckx, B. Parvais, A. Grill, S. Narasimhamoorthy, S. Van Winckel, S. Brebels, F. A. Mohiyaddin, G. Simion, B. Govoreanu</i>	
SUPERCONDUCTING QUANTUM COMPUTER: A HINT FOR BUILDING ARCHITECTURES .....	57
<i>Yutaka Tabuchi, Shuhei Tamate, Shinichi Yorozu</i>	

UNIFORM SPIN QUBIT DEVICES WITH TUNABLE COUPLING IN AN ALL-SILICON 300 MM INTEGRATED PROCESS .....	59
<i>N. I. Dumoulin Stuyck, R. Li, C. Godfrin, A. Elsayed, S. Kubicek, J. Jussot, B. T. Chan, F. A. Mohiyaddin, M. Shehata, G. Simion, Y. Canvel, L. Goux, M. Heyns, B. Govoreanu, I. P. Radu</i>	
A 5.5MW/CHANNEL 2-TO-7 GHZ FREQUENCY SYNTHESIZABLE QUBIT-CONTROLLING CRYOGENIC PULSE MODULATOR FOR SCALABLE QUANTUM COMPUTERS .....	61
<i>Kiseo Kang, ByungJun Kim, Gahyun Choi, Sun-Kyung Lee, Jisoo Choi, Jaeho Lee, Seokhyeong Kang, Moonjoo Lee, Ho-Jin Song, Yonuk Chong, Jae-Yoon Sim</i>	
BURIED NANOMAGNET REALIZING HIGH-SPEED/LOW-VARIABILITY SILICON SPIN QUBITS: IMPLEMENTABLE IN ERROR-CORRECTABLE LARGE-SCALE QUANTUM COMPUTERS .....	63
<i>Shota Iizuka, Kimihiko Kato, Atsushi Yagishita, Hidehiro Asai, Tetsuya Ueda, Hiroshi Oka, Junichi Hattori, Tsutomu Ikegami, Koichi Fukuda, Takahiro Mori</i>	
RECONFIGURABLE GERMANIUM QUANTUM-DOT ARRAYS FOR CMOS INTEGRATABLE QUANTUM ELECTRONIC DEVICES .....	65
<i>I-Hsiang Wang, Ting Tsai, Rong-Cun Pan, Po-Yu Hong, M. T. Kuo, I. H. Chen, Thomas George, H. C. Lin, Pei-Wen Li</i>	
MATERIALS TO SYSTEMS IN SEMICONDUCTOR MANUFACTURING AND BEYOND .....	67
<i>Omkarom Om Nalamasu, Chornng-Ping Chang</i>	
FORKSHEET FETS FOR ADVANCED CMOS SCALING: FORKSHEET-NANOSHEET CO-INTEGRATION AND DUAL WORK FUNCTION METAL GATES AT 17NM N-P SPACE .....	72
<i>H. Mertens, R. Ritzenthaler, Y. Oniki, B. Briggs, B.T. Chan, A. Hikavy, T. Hopf, G. Mannaert, Z. Tao, F. Sebaai, A. Peter, K. Vandersmissen, E. Dupuy, E. Rosseel, D. Batuk, J. Geypen, G. T. Martinez, D. Abigail, E. Grieten, K. Dehave, J. Mitard, S. Subramanian, L.-Å. Ragnarsson, P. Weckx, D. Jang, B. Chehab, G. Hellings, J. Ryckaert, E. Dentoni Litta, N. Horiguchi</i>	
HIGHLY MANUFACTURABLE 7 <sup>TH</sup> GENERATION 3D NAND FLASH MEMORY WITH COP STRUCTURE AND DOUBLE STACK PROCESS .....	74
<i>Jun Hyoung Kim, Yongsik Yim, Joonsung Lim, Hyun Suk Kim, Eun Suk Cho, Chadong Yeo, Woongseop Lee, Byungkwon You, Byoungil Lee, Minkyu Kang, Woojae Jang, Youngho Kwon, Keehong Lee, Jaeduk Lee, Myeong-Cheol Kim, Jin-Yub Lee, Sunghoi Hur, Su Jin Ahn, Hyeongsun Hong, Yu Gyun Shin, Hyoung-Sub Kim, Jaihyuk Song</i>	
ADVANCING MONOLAYER 2D NMOS AND PMOS TRANSISTOR INTEGRATION FROM GROWTH TO VAN DER WAALS INTERFACE ENGINEERING FOR ULTIMATE CMOS SCALING .....	76
<i>C. J. Dorow, K. P. O'Brien, C. H. Naylor, S. Lee, A. Penumatcha, A. Hsiao, T. Tronic, M. Christenson, K. Maxey, H. Zhu, A. Oni, U. S. Alaani, T. A. Gosavi, A. Sen Gupta, R. Bristol, S. Clendenning, M. Metz, U. E. Avci</i>	
FIRST DEMONSTRATION OF ATOMIC-LAYER-DEPOSITED BEOL-COMPATIBLE IN <sub>2</sub> O <sub>3</sub> 3D FIN TRANSISTORS AND INTEGRATED CIRCUITS: HIGH MOBILITY OF 113 CM <sup>2</sup> /V•S, MAXIMUM DRAIN CURRENT OF 2.5 MA/μM AND MAXIMUM VOLTAGE GAIN OF 38 V/V IN IN <sub>2</sub> O <sub>3</sub> INVERTER .....	78
<i>Mengwei Si, Zehao Lin, Zhizhong Chen, Peide D. Ye</i>	

3D STACKED CIS COMPATIBLE 40NM EMBEDDED STT-MRAM FOR BUFFER MEMORY .....	80
<i>M. Oka, Y. Namba, Y. Sato, H. Uchida, T. Doi, T. Tatsuno, M. Nakazawa, A. Tamura, R. Haga, M. Kuroda, M. Hosomi, K. Suemitsu, E. Kariyada, T. Suzuki, H. Tanigawa, M. Ueki, M. Moritoki, Y. Takegawa, K. Bessho, T. Umebayashi</i>	
SCALING SYNTHETIC WS <sub>2</sub> DUAL-GATE MOS DEVICES TOWARDS SUB-NM CET .....	82
<i>Dennis Lin, Xiangyu Wu, Daire Cott, Benjamin Groven, Pierre Morin, Devin Verreck, Surajit Sutar, Inge Asselberghs, Iuliana Radu</i>	
RECORD RF PERFORMANCE ( $F_T=180\text{GHZ}$ AND $F_{\text{MAX}}=240\text{GHZ}$ ) OF A FDSOI NMOS PROCESSED WITHIN A LOW THERMAL BUDGET FOR 3D SEQUENTIAL INTEGRATION.....	84
<i>T. Mota Frutuoso, J. Lugo, X. Garros, L. Brunet, M. Casse, C. Fenouillet-Beranger, G. Romano, T. Januel, D. Cooper, V. Loup, J. Kanyandekwe, P. Acosta-Alba, S. Kerdiles, A. Tavernier, L. Brévard, P. Ferrari, F. Andrieu, F. Gaillard</i>	
ANALOG MONOLAYER MOS <sub>2</sub> TRANSISTOR WITH RECORD-HIGH INTRINSIC GAIN (>100 DB) AND ULTRA-LOW SATURATION VOLTAGE (<0.1 V) BY SOURCE ENGINEERING .....	86
<i>Menggan Liu, Congyan Lu, Guanhua Yang, Weizhuo Gan, Songang Peng, Zhenhua Wu, Jiebin Niu, Jiawei Wang, Lingfei Wang, Mengmeng Li, Di Geng, Nianduan Lu, Wei Cao, Ling Li, Deji Akinwande, Ming Liu</i>	
IMPACT OF ASYMMETRIC STRAIN ON PERFORMANCE OF EXTREMELY-THIN BODY (100) GOI AND (110) SGOI PMOSFETS.....	88
<i>C. T. Chen, R. Yokogawa, K. Toprasertpong, A. Ogura, M. Takenaka, S. Takagi</i>	
RECORD PERFORMANCE OF 500°C LOW-TEMPERATURE NMOSFETS FOR 3D SEQUENTIAL INTEGRATION USING A SMART CUT™ LAYER TRANSFER MODULE .....	90
<i>L. Brunet, S. Reboh, T. Januel, X. Garros, T. Mota Frutuoso, M. Cassé, B. Sklénard, L. Brévard, M. Ribotta, A. Magalhaes-Lucas, J. Kanyandekwe, J.-M. Hartmann, F. Milesi, F. Mazen, P. Acosta-Alba, S. Kerdilès, A. Tavernier, V. Loup, C. Morales, V. Larrey, F. Fournel, L. Le Van-Jodin, S. Leforestier, E. Rolland, G. Romano, G. Gaudin, J. Lugo, J. Lacord, S. Maitrejean, J. Arcamone, P. Batude, I. Radu, C. Fenouillet-Beranger, F. Andrieu</i>	
HIGH YIELD AND PROCESS UNIFORMITY FOR 300 MM INTEGRATED WS <sub>2</sub> FETS .....	92
<i>T. Schram, Q. Smets, D. Radisic, B. Groven, D. Cott, A. Thiam, W. Li, E. Dupuy, K. Vandermisssen, T. Maurice, I. Asselberghs, I. Radu</i>	
PANDEMIC CHALLENGES, TECHNOLOGY ANSWERS .....	94
<i>Siyoun Choi</i>	
SUPER LOW-POWER ADVANCED 5NM EXTENDED PLATFORM TECHNOLOGY FOR EXTREME LOW VOLTAGE APPLICATIONS .....	98
<i>Byungha Choi, Jaehun Jeong, Sung Won Kim, Young Gun Ko, Kihwang Son, Sanghyun Lee, Seungkwon Kim, Hyungyul Choi, Jeongmin Choi, Sungil Jo, Taehoon Choi, Yuri Yasuda-Masuoka, Jong Mil Youn, Gitae Jeong</i>	
DUAL DAMASCENE BEOL EXTENDIBILITY WITH CU REFLOW / SELECTIVE TAN AND CO/CU COMPOSITE .....	100
<i>P. Bhosale, N. Lanzillo, K. Motoyama, T. Nogami, A. Simon, H. Huang, K. Chen, Y. Mignot, D. Edelstein, N. Loubet, B. Haran, S. Parikh, R. Tao, M. Gage, S. Reidy, L. Chen, M. Stolfi, J. Lee, F. Chen, T. Ha, A. Yeoh, S. Natarajan</i>	
CRYOGENIC RF CMOS ON 22NM FDSOI PLATFORM WITH RECORD $F_T=495\text{GHZ}$ AND $F_{\text{MAX}}=497\text{GHZ}$ .....	102
<i>W. Chakraborty, K.A. Aabrar, J. Gomez, R. Saligram, A. Raychowdhury, P. Fay, S. Datta</i>	

A UNIFIED PHYSICAL BTI COMPACT MODEL IN VARIABILITY-AWARE DTCO FLOW: DEVICE CHARACTERIZATION AND CIRCUIT EVALUATION ON RELIABILITY OF SCALING TECHNOLOGY NODES .....	104
<i>Ying Zhao, Lingfei Wang, Zhenhua Wu, Franz Schanovsky, Xiaoxin Xu, Hong Yang, Hao Yu, Jinru Lai, Donyang Liu, Xichen Chuai, Yue Su, Xingsheng Wang, Ling Li, Ming Liu</i>	
ELECTROMIGRATION-INDUCED BIT-ERROR-RATE DEGRADATION OF INTERCONNECT SIGNAL PATHS CHARACTERIZED FROM A 16NM TEST CHIP .....	106
<i>N. Pande, C. Zhou, MH Lin, R. Fung, R. Wong, S. Wen, C. H. Kim</i>	
FERROELECTRIC DIODES WITH SUB-NS AND SUB-FJ SWITCHING AND ITS PROGRAMMABLE NETWORK FOR LOGIC-IN-MEMORY APPLICATIONS.....	108
<i>Hagyoul Bae, Taehwan Moon, Seung Geol Nam, Kwang-Hee Lee, Sangwook Kim, Sangjun Hong, Duk-Hyun Choe, Sanghyun Jo, Yunseong Lee, Jinseong Heo</i>	
MOBILITY-ENHANCED FET AND WAKEUP-FREE FERROELECTRIC CAPACITOR ENABLED BY SN-DOPED INGAZNO FOR 3D EMBEDDED RAM APPLICATION.....	110
<i>Jixuan Wu, Fei Mo, Takuya Saraya, Toshiro Hiramoto, Mototaka Ochi, Hiroshi Goto, Masaharu Kobayashi</i>	
CHARACTERIZATION OF FATIGUE AND ITS RECOVERY BEHAVIOR IN FERROELECTRIC HFZRO .....	112
<i>P.J. Liao, Y.K. Chang, Y.-H. Lee, Y.M. Lin, S.H. Yeong, R.L. Hwang, V. Hou, C.H. Nien, R. Lu, C.T. Lin</i>	
MECHANISM OF RETENTION DEGRADATION AFTER ENDURANCE CYCLING OF HFO <sub>2</sub> -BASED FERROELECTRIC TRANSISTORS .....	114
<i>H. Zhou, J. Ocker, M. Pesic, A. Padovani, M. Trentzsch, S. Dünkel, J. Müller, S. Beyer, L. Larcher, F. Koushan, S. Müller, T. Mikolajick</i>	
HIGHER-K ZIRCONIUM DOPED HAFNIUM OXIDE (HZO) TRIGATE TRANSISTORS WITH HIGHER DC AND RF PERFORMANCE AND IMPROVED RELIABILITY.....	116
<i>W. Chakraborty, M. S. Jose, J. Gomez, A. Saha, K. A. Aabrar, P. Fay, S. Gupta, S. Datta</i>	
ULTRA-LOW POWER ROBUST 3BIT/CELL HF <sub>0.5</sub> ZR <sub>0.5</sub> O <sub>2</sub> FERROELECTRIC FINFET WITH HIGH ENDURANCE FOR ADVANCED COMPUTING-IN-MEMORY TECHNOLOGY .....	118
<i>Sourav De, Darsen D. Lu, Hoang-Hiep Le, Soumen Mazumder, Yao-Jen Lee, Wei-Chih Tseng, Bo-Han Qiu, Md. Aftab Baig, Po-Jung Sung, Chung-Jun Su, Chien-Ting Wu, Wen-Fa Wu, Wen-Kuan Yeh, Yeong-Her Wang</i>	
STRATEGY TOWARD HZO BEOL-FERAM WITH LOW-VOLTAGE OPERATION (= 1.2 V), LOW PROCESS TEMPERATURE, AND HIGH ENDURANCE BY THICKNESS SCALING .....	120
<i>K. Tahara, K. Toprasertpong, Y. Hikosaka, K. Nakamura, H. Saito, M. Takenaka, S. Takagi</i>	
FIRST DEMONSTRATION OF BEOL-COMPATIBLE FERROELECTRIC TCAM FEATURING A-IGZO FE-TFTS WITH LARGE MEMORY WINDOW OF 2.9 V, SCALED CHANNEL LENGTH OF 40 NM, AND HIGH ENDURANCE OF 10 <sup>8</sup> CYCLES .....	122
<i>Chen Sun, Kaizhen Han, Subhranu Samanta, Qiwen Kong, Jishen Zhang, Haiwen Xu, Xinke Wang, Annie Kumar, Chengkuan Wang, Zijie Zheng, Xunzhao Yin, Kai Ni, Xiao Gong</i>	
FIRST DEMONSTRATION OF RUTHENIUM AND MOLYBDENUM WORD LINES INTEGRATED INTO 40NM PITCH 3D-NAND MEMORY DEVICES .....	124
<i>A. Ajaykumar, L. Breuil, K. Katcko, F. Schleicher, F. Sebaai, Y. Oniki, S. Ramesh, A. Arreghini, L. Nyns, J. -P. Soulie, J. Stiers, G. Van den Bosch, M. Rosmeulen</i>	



A NOVEL MICRO WALL HEATER FOR THERMALLY-ASSISTED 3D AND-TYPE FLASH MEMORY TO RADICALLY BOOST THE WRITE/ERASE SPEED AND ENDURANCE FOR THE APPLICATIONS OF WRITE-INTENSIVE PERSISTENT MEMORY .....	126
<i>Hang-Ting Lue, Tzu-Hsuan Hsu, Chieh Roger Lo, Teng-Hao Yeh, Wei-Chen Chen, Keh-Chung Wang, Chih-Yuan Lu</i>	
HIGHLY-RELIABLE CELL CHARACTERISTICS WITH 128-LAYER SINGLE-STACK 3D-NAND FLASH MEMORY .....	128
<i>Sejun Park, Jaeduk Lee, Jaehoon Jang, Jong Kwang Lim, Hyunjung Kim, Jae Joo Shim, Mintai Yu, Jin-Kyu Kang, Su Jin Ahn, JaiHyuk Song</i>	
A HYBRID IN-MEMORY-SEARCHING AND IN-MEMORY-COMPUTING ARCHITECTURE FOR NVM BASED AI ACCELERATOR.....	130
<i>Po-Hao Tseng, Feng-Ming Lee, Yu-Hsuan Lin, Yun-Yuan Wang, Ming-Hsiu Lee, Kuang-Yeu Hsieh, Keh-Chung Wang, Chih-Yuan Lu</i>	
BACKSIDE POWER DELIVERY WITH A DIRECT 14:1/19:1 HIGH-RATIO POINT-OF-LOAD POWER CONVERTER FOR SERVERS AND DATACENTERS.....	132
<i>H. Lin, G. Hibtot, X. Sun, G. Talmelli, D. Velenis, P. Bex, C. Adelman, R. Lauwereins, F. Cathoor, G. Van der Plas, E. Beyne</i>	
91.5%-EFFICIENCY FULLY INTEGRATED VOLTAGE REGULATOR WITH 86FF/ $\mu\text{M}^2$ -HIGH-DENSITY 2.5D MIM CAPACITOR .....	134
<i>H. Lin, D. Velenis, P. Nolmans, X. Sun, F. Cathoor, R. Lauwereins, G. Van der Plas, E. Beyne</i>	
FINFET LDMOS TECHNOLOGY CHALLENGES AND OPPORTUNITIES FOR DIGITAL TV AND 6GHZ WIFI PA APPLICATIONS .....	136
<i>J. Singh, S. Cimino, J. B. Johnson, Z. Wang, T. Shimizu, A. Shampur, B. Min, H. Wang, O. Hu, C. W. Lai, A. Martin, S. Khosrowbeygi, Y. Chin, R. Wolf, P. Colestock, A. Knorr, T. Chen, A. Joseph, T. H. Lee</i>	
FIRST DEMONSTRATION OF OXIDE SEMICONDUCTOR NANOWIRE TRANSISTORS: A NOVEL DIGITAL ETCH TECHNIQUE, IGZO CHANNEL, NANOWIRE WIDTH DOWN TO ~20 NM, AND $I_{\text{ON}}$ EXCEEDING 1300 $\mu\text{A}/\mu\text{M}$ .....	138
<i>Kaizhen Han, Qiwen Kong, Yuye Kang, Chen Sun, Chengkuan Wang, Jishen Zhang, Haiwen Xu, Subhranu Samanta, Jiuren Zhou, Haibo Wang, Aaron Voon-Yew Thean, Xiao Gong</i>	
2-KBIT ARRAY OF 3-D MONOLITHICALLY-STACKED IGZO FETS WITH LOW SS-64MV/DEC, ULTRA-LOW-LEAKAGE, COMPETITIVE $\mu\text{-}57 \text{ CM}^2/\text{V-S}$ PERFORMANCE AND NOVEL NMOS-ONLY CIRCUIT DEMONSTRATION.....	140
<i>Umesh Chand, Zihang Fang, Chen Chun-Kuei, Yuxuan Luo, Hasita Veluri, Maheswari Sivan, Leong Jin Feng, Shih-Hao Tsai, Xinghua Wang, Sandipan Chakraborty, Evgeny Zamburg, Aaron Voon-Yew Thean</i>	
NBN-GATED GAN TRANSISTOR TECHNOLOGY FOR APPLICATIONS IN QUANTUM COMPUTING SYSTEMS .....	142
<i>Qingyun Xie, Nadim Chowdhury, Ahmad Zubair, Miguel Sánchez Lozano, Jori Lemettinen, Marco Colangelo, Owen Medeiros, Ilya Charaev, Karl K. Berggren, Pat Gumann, Dirk Pfeiffer, Tomás Palacios</i>	
HIGH-PERFORMANCE INGAAS-ON-INSULATOR HEMTS ON SI CMOS FOR SUBSTRATE COUPLING NOISE-FREE MONOLITHIC 3D MIXED-SIGNAL IC .....	144
<i>Jaeyong Jeong, Seong Kwang Kim, Jongmin Kim, Dae-Myeong Geum, Juyeong Park, Jae-Hyung Jang, SangHyeon Kim</i>	

FIRST DEMONSTRATION OF SUB-12 NM LG GATE LAST IGZO-TFTS WITH OXYGEN TUNNEL ARCHITECTURE FOR FRONT GATE DEVICES.....	146
<i>S. Subhechha, N. Rassoul, A. Belmonte, R. Delhougne, K. Banerjee, G. L. Donadio, H. Dekkers, M. J. van Setten, H. Puliyalil, M. Mao, S. Kundu, M. Pak, L. Teugels, D. Tsvetanova, N. Bazzazian, L. Klijs, H. Hody, A. Chasin, J. Heijlen, L. Goux, G. S. Kar</i>	
BEOL COMPATIBLE HIGH RETENTION PERPENDICULAR SOT-MRAM DEVICE FOR SRAM REPLACEMENT AND MACHINE LEARNING .....	148
<i>S. Couet, S. Rao, S. Van Beek, V.D. Nguyen, K. Garello, V. Kateel, G. Jayakumar, J.D. Costa, K. Cai, F. Yasin, D. Crotti, G.S. Kar</i>	
MULTI-PILLAR SOT-MRAM FOR ACCURATE ANALOG IN-MEMORY DNN INFERENCE .....	150
<i>J. Doevenspeck, K. Garello, S. Rao, F. Yasin, S. Couet, G. Jayakumar, A. Mallik, S. Cosemans, P. Debacker, D. Verkest, R. Lauwereins, W. Dehaene, G.S. Kar</i>	
FIRST DEMONSTRATION OF INTERFACE-ENHANCED SAF ENABLING 400°C-ROBUST 42 NM P-SOT-MTJ CELLS WITH STT-ASSISTED FIELD-FREE SWITCHING AND COMPOSITE CHANNELS .....	152
<i>Ya-Jui Tsou, Kai-Shin Li, Jia-Min Shieh, Wei-Jen Chen, Hsiu-Chih Chen, Yi-Ju Chen, Cho-Lun Hsu, Yao-Min Huang, Fu-Kuo Hsueh, Wen-Hsien Huang, Wen-Kuan Yeh, Huan-Chi Shih, Pan-Chun Liu, C. W. Liu, Yu-Shen Yen, Chih-Huang Lai, Jeng-Hua Wei, Denny D. Tang, Jack Yuan-Chen Sun</i>	
RELIABILITY AND MAGNETIC IMMUNITY OF REFLOW-CAPABLE EMBEDDED STT-MRAM IN 16NM FINFET CMOS PROCESS.....	154
<i>Chia-Hsiang Chen, Chih-Yang Chang, Chih-Hui Weng, Tsung-Han Kuo, Chia-Yu Wang, Meng-Chun Shih, Tien-Wei Chiang, Yuan-Jen Lee, Roger Wang, Kuei-Hung Shen, Arthur Hung, Harry Chuang</i>	
STT-MRAM: A ROBUST EMBEDDED NON-VOLATILE MEMORY WITH SUPERIOR RELIABILITY AND IMMUNITY TO EXTERNAL MAGNETIC FIELD AND RF SOURCES .....	156
<i>V. B. Naik, K. Yamane, J. Kwon, S. K, J. H. Lim, Z. Ali, B. Behin-Aein, N. L. Chung, L. Y. Hau, R. Chao, C. Chiang, Y. Huang, L. Pu, Y. Otani, H. Dixit, S. H. Jang, N. Balasankaran, F. Tan, W. P. Neo, L. C. Goh, E. H. Toh, T. Ling, J. W. Ting, H. Yoon, G. Congedo, J. Mueller, B. Pfefferling, O. Kallensee, A. Vogel, T. Merbeth, C. S. Seet, J. Wong, J. Bordelon, Y. S. You, S. Soss, T. H. Chan, E. Quek, S. Y. Siah</i>	
12.5 MB/MM <sup>2</sup> EMBEDDED MRAM FOR HIGH DENSITY NON-VOLATILE RAM APPLICATIONS.....	158
<i>K. Suh, J. H. Lee, H. M. Shin, J. M. Lee, K. M. Lee, Y. J. Hong, S. H. Han, Y. J. Kim, C. K. Kim, S. Pyo, H. T. Jung, Y. Ji, B. I. Seo, S. H. Hwang, D. S. Kim, Y. H. Kim, S. C. Oh, D. E. Jeong, K. T. Nam, B. S. Kwon, M. K. Cho, Y. J. Song, K. Lee, Y. G. Hong, G. T. Jeong</i>	
ADVANCED 18 NM QUAD-MTJ TECHNOLOGY OVERCOMES DILEMMA OF RETENTION AND ENDURANCE UNDER SCALING BEYOND 2X NM.....	160
<i>H. Naganuma, S. Miura, H. Honjo, K. Nishioka, T. Watanabe, T. Nasuno, H. Inoue, T. V. A. Nguyen, Y. Endo, Y. Noguchi, M. Yasuhira, S. Ikeda, T. Endoh</i>	
22 NM EMBEDDED STT-MRAM MACRO WITH 10 NS SWITCHING AND >10 <sup>14</sup> ENDURANCE FOR LAST LEVEL CACHE APPLICATIONS .....	162
<i>Z. Wang, X. Hao, L. Hu, D. Jung, W. Kim, Z. Wei, L. Wang, K. Satoh, J. Zhang, Y. Huai</i>	

A NEW BJT SELECTOR FOR SUB-0.02 $\mu\text{m}^2$ HIGH DENSITY EMBEDDED PCM MEMORY IN FDSOI CMOS TECHNOLOGY .....	164
<i>O. Weber, C. Pigot, R. Berthelon, A. Gandolfo, P. Mattavelli, J. Jasse, G. Samanni, E. Gomiero, E. Richard, J. C. Grenier, R. Ranica, S. Chouteau, R. Beneyton, B. Duclaux, C. Beylier, D. Pelissier, C. Gallon, C. Toulouse, C. Jenny, M. Croisy, C. Borowiak, S. Haendler, J.L. Ogier, E. Batail, F. Gilibert, P. Boivin, D. Turgis, A. Conte, F. Disegni, A. Redaelli, R. Annunziata, P. Cappelletti, F. Piazza, P. Ferreira, F. Arnaud</i>	
MLC PCM TECHNIQUES TO IMPROVE NEURAL NETWORK INFERENCE RETENTION TIME BY 10 <sup>5</sup> X AND REDUCE ACCURACY DEGRADATION BY 10.8X.....	166
<i>W. S. Khwa, K. Akarvardar, Y. S. Chen, Y. C. Chiu, J. C. Liu, J. J. Wu, H. Y. Lee, S. M. Yu, C. H. Lee, T. C. Chen, Y. C. Lin, C. F. Hsu, T. Y. Lee, T. K. Ku, C. H. Kuo, J. Y. Wu, X. Y. Bao, C. S. Chang, Y. D. Chih, H.-S. P. Wong, M. F. Chang</i>	
FULLY ON-CHIP MAC AT 14NM ENABLED BY ACCURATE ROW-WISE PROGRAMMING OF PCM-BASED WEIGHTS AND PARALLEL VECTOR-TRANSPORT IN DURATION- FORMAT .....	168
<i>P. Narayanan, S. Ambrogio, A. Okazaki, K. Hosokawa, H. Tsai, A. Nomura, T. Yasuda, C. Mackin, S. C. Lewis, A. Friz, M. Ishii, Y. Kohda, H. Mori, K. Spoon, R. Khaddam-Aljameh, N. Saulnier, M. Bergendahl, J. Demarest, K. W. Brew, V. Chan, S. Choi, I. Ok, I. Ahsan, F. L. Lie, W. Haensch, V. Narayanan, G. W. Burr</i>	
ONE-SHOT LEARNING WITH MEMORY-AUGMENTED NEURAL NETWORKS USING A 64-KBIT, 118 GOPS/W RRAM-BASED NON-VOLATILE ASSOCIATIVE MEMORY .....	170
<i>Haitong Li, Wei-Chen Chen, Akash Levy, Ching-Hua Wang, Hongjie Wang, Po-Han Chen, Weier Wan, H.-S. Philip Wong, Priyanka Raina</i>	
A 14NM 100KB 2T1R TRANSPOSE RRAM WITH >150X RESISTANCE RATIO ENHANCEMENT AND 27.95% REDUCTION ON ENERGY-LATENCY PRODUCT USING LOW-POWER NEAR THRESHOLD READ OPERATION AND FAST DATA-LINE CURRENT STABILING SCHEME.....	172
<i>Linfang Wang, Wang Ye, Jinru Lai, Jing Liu, Jianguo Yang, Xin Si, Changxing Huo, Chunmeng Dou, Xiaoxin Xu, Qi Liu, Dashan Shang, Feng Zhang, Hangbing Lv, Meng-Fan Chang, Hiroshi Iwai, Ming Liu</i>	
EXCELLENT SYNAPSE CHARACTERISTICS OF 50 NM VERTICAL TRANSISTOR WITH WO <sub>x</sub> CHANNEL FOR HIGH DENSITY NEUROMORPHIC SYSTEM .....	174
<i>Chuljun Lee, Wooseok Choi, Myonghoon Kwak, Seyoung Kim, Hyunsang Hwang</i>	
OTS-BASED ANALOG-TO-STOCHASTIC CONVERTER FOR FULLY-PARALLEL WEIGHT UPDATE IN CROSS-POINT ARRAY NEURAL NETWORKS .....	176
<i>Myonghoon Kwak, Sangmin Lee, Wooseok Choi, Chuljun Lee, Seyoung Kim, Hyunsang Hwang</i>	
LOW-VOLTAGE (~1.3V), ARSENIC FREE THRESHOLD TYPE SELECTOR WITH ULTRA HIGH ENDURANCE (> 10 <sup>11</sup> ) FOR HIGH DENSITY 1S1R MEMORY ARRAY.....	178
<i>C. H. Wu, C. M. Lee, Y. S. Chen, H. Y. Lee, E. Ambrosi, C. F. Hsu, S. Vaziri, Y. Y. Chen, C. H. Nien, R. L. Hwang, P. J. Liao, D. H. Hou, Y.-H. Lee, T. Y. Lee, T. C. Chen, M. F. Chang, H.-S. P. Wong, X. Y. Bao</i>	
EXTERNAL I/O INTERFACES IN SUB-5NM GAA NS TECHNOLOGY AND STCO SCALING OPTIONS .....	180
<i>W.-C. Chen, S.-H. Chen, G. Hellings, E. Bury, M. Simicic, Z. Wu, G. Van der Plas, G. Groeseneken, E. Beyne</i>	

FIRST HIGHLY STACKED $\text{Ge}_{0.95}\text{Si}_{0.05}$ NGAAFETS WITH RECORD $I_{\text{ON}} = 110 \mu\text{A}$ (4100 $\mu\text{A}/\mu\text{M}$ ) AT $V_{\text{OV}}=V_{\text{DS}}=0.5\text{V}$ AND HIGH $G_{\text{M,MAX}} = 340 \mu\text{S}$ (13000 $\mu\text{S}/\mu\text{M}$ ) AT $V_{\text{DS}}=0.5\text{V}$ BY WET ETCHING .....	182
<i>Yi-Chun Liu, Chien-Te Tu, Chung-En Tsai, Yu-Rui Chen, Jyun-Yan Chen, Sun-Rong Jan, Bo-Wei Huang, Shee-Jier Chueh, Chia-Jung Tsen, C. W. Liu</i>	
FIRST DEMONSTRATION OF MULTI- $V_{\text{T}}$ STACKED $\text{Ge}_{0.87}\text{Sn}_{0.13}$ NANOSHEETS BY DIPOLE-CONTROLLED ALD $\text{W}_x\text{C}_y$ WORK FUNCTION METAL WITH LOW RESISTIVITY AND THERMAL BUDGET = 400 °C.....	184
<i>Chung-En Tsai, Yu-Rui Chen, Chien-Te Tu, Yi-Chun Liu, Jyun-Yan Chen, C. W. Liu</i>	
CHALLENGES AND OPPORTUNITIES FOR STACKED TRANSISTOR: DTCO AND DEVICE .....	186
<i>J. Wang, S. D. Suk, A. Chu, T. Hook, A. Young, R. Krishnan, R. Bao, I. Seshadri, B. Senapati, V. Zalani, T. Philip, H. Zhou, K. Zhao, D. Dechene, B. Haran, D. Guo, H. Bu</i>	
A NOVEL FRAMEWORK FOR DTCO: FAST AND AUTOMATIC ROUTABILITY ASSESSMENT WITH MACHINE LEARNING FOR SUB-3NM TECHNOLOGY OPTIONS .....	188
<i>Chidi Chidambaram, Andrew B. Kahng, Minsoo Kim, Giri Nallapati, S.C. Song, Mingyu Woo</i>	
$10^5\times$ ENDURANCE IMPROVEMENT OF FE-HZO BY AN INNOVATIVE REJUVENATION METHOD FOR 1Z NODE NV-DRAM APPLICATIONS.....	190
<i>Tiancheng Gong, Lei Tao, Junkang Li, Yan Cheng, Yannan Xu, Wei Wei, Pengfei Jiang, Peng Yuan, Yuan Wang, Yuting Chen, Yaxin Ding, Yang Yang, Yan Wang, Bing Chen, Qing Luo, Steve S. Chung, Shixuan Du, Ming Liu</i>	
CRITICAL ROLE OF GIDL CURRENT FOR ERASE OPERATION IN 3D VERTICAL FEFET AND COMPACT LONG-TERM FEFET RETENTION MODEL.....	192
<i>Fei Mo, Jiawen Xiang, Xiaoran Mei, Yoshiki Sawabe, Takuya Saraya, Toshiro Hiramoto, Chun-Jung Su, Vita Pi-Ho Hu, Masaharu Kobayashi</i>	
IN-SITU ATOMIC VISUALIZATION OF STRUCTURAL TRANSFORMATION IN $\text{HF}_{0.5}\text{ZR}_{0.5}\text{O}_2$ FERROELECTRIC THIN FILM: FROM NONPOLAR TETRAGONAL PHASE TO POLAR ORTHORHOMBIC PHASE .....	194
<i>Yunzhe Zheng, Chaorong Zhong, Yonghui Zheng, Zhaomeng Gao, Yan Cheng, Qilan Zhong, Cheng Liu, Yiwei Wang, Ruijuan Qi, Rong Huang, Hangbing Lyu</i>	
ENERGY EFFICIENT AND ROBUST RESERVOIR COMPUTING SYSTEM USING ULTRATHIN (3.5 NM) FERROELECTRIC TUNNELING JUNCTIONS FOR TEMPORAL DATA LEARNING .....	196
<i>Jie Yu, Yi Li, Wenxuan Sun, Woyu Zhang, Zhaomeng Gao, Danian Dong, Zhaoan Yu, Yulin Zhao, Jinru Lai, Qingting Ding, Qing Luo, Chunmeng Dou, Qingyun Zuo, Yuhang Zhao, Shoumian Chen, Rong Zou, Haoyu Chen, Qiwei Wang, Hangbing Lv, Xiaoxin Xu, Dashan Shang, Ming Liu</i>	
3-DIMENSIONAL INTEGRATION OF EPITAXIAL MAGNETIC TUNNEL JUNCTIONS WITH NEW MATERIALS FOR FUTURE MRAM.....	198
<i>Kay Yakushiji, Hideki Takagi, Naoya Watanabe, Akio Fukushima, Katsuya Kikuchi, Yuichi Kurashima, Atsushi Sugihara, Hitoshi Kubota, Shinji Yuasa</i>	
MG-TE OTS SELECTOR WITH LOW $I_{\text{OFF}} (< 100 \text{ pA})$ , FAST SWITCHING SPEED ( $\tau_{\text{D}} = 7 \text{ ns}$ ), AND HIGH THERMAL STABILITY (400 °C / 30MIN) FOR X-POINT MEMORY APPLICATIONS.....	200
<i>Sangmin Lee, Jangsub Lee, Seonghun Kim, Donguk Lee, Donghwa Lee, Hyunsang Hwang</i>	

COLD MRAM AS A DENSITY BOOSTER FOR EMBEDDED NVM IN ADVANCED TECHNOLOGY .....	202
<i>H. L. Chiang, J. F. Wang, T. C. Chen, T. W. Chiang, C. Bair, C. Y. Tan, L. J. Huang, H. W. Yang, J. H. Chuang, H. Y. Lee, K. Chiang, K. H. Shen, Y. J. Lee, R. Wang, C. W. Liu, T. Wang, X. Bao, E. Wang, J. Cai, C. T. Lin, H. Chuang, H. S. P. Wong, M. F. Chang</i>	
THE FIRST EMBEDDED 14NM FEFINFET NVM: 2T1C <sub>FE</sub> ARRAY AS ELECTRICAL SYNAPSES AND ACTIVATIONS FOR HIGH-PERFORMANCE AND LOW-POWER INFERENCE ACCELERATORS .....	204
<i>E R. Hsieh, W. L. Tsai, Y. L. Lin, C. H. Liu, S. S. Chung, Y. T. Tang, J. R. Su, T. P. Chen, S. A. Huang, T. J. Chen, O. Cheng</i>	
DEVELOPMENT STATUS OF GATE-FIRST FEFET TECHNOLOGY .....	206
<i>S. Müller, H. Zhou, A. Benoist, J. Ocker, M. Noack, G. Kuzmanov, R. Iqbal, D. Le Minh, M. Ghazaryan, V. Anjaneyamoorthi, A. Daraghmah, M. Mennenga, F. Koushan, F. Tassan, S. Dünkel, J. Müller, S. Beyer, S. Soss, A. Pourkeramati</i>	
LOW TEMPERATURE ATOMIC HYDROGEN TREATMENT FOR SUPERIOR NBTI RELIABILITY—DEMONSTRATION AND MODELING ACROSS SiO <sub>2</sub> IL THICKNESSES FROM 1.8 TO 0.6 NM FOR I/O AND CORE LOGIC .....	208
<i>J. Franco, J.-F. de Marneffe, A. Vandooren, H. Arimura, L.-Å Ragnarsson, D. Claes, E. Dentoni Litta, N. Horiguchi, K. Croes, D. Linten, T. Grasser, B. Kaczer</i>	
MONOLITHIC 3D INTEGRATION OF 2D ELECTRONICS BASED ON TWO-DIMENSIONAL SOLID-PHASE CRYSTALLIZATION .....	210
<i>Chih-Pin Lin, Yu-Wei Kang, Chih-Pin Hsu, Hao-Hua Hsu, Jyun-Hong Huang, Rui-Fu Chen, Chien-Tin Wu, Yao-Jen Lee, Tuo-Hung Hou</i>	
NEW PROCESSES AND MATERIALS FOR FUTURE LOGIC DEVICES .....	212
<i>Kevin Moraes, Po-Wen Chan</i>	
ULTRA-LOW SPECIFIC CONTACT RESISTIVITY ( $3.2 \times 10^{-10} \Omega\text{-CM}^2$ ) OF TI/Si <sub>0.5</sub> Ge <sub>0.5</sub> CONTACT: DEEP INSIGHTS INTO THE ROLE OF INTERFACE REACTION AND GA CO-DOPING .....	214
<i>Haiwen Xu, Xinke Wang, Sheng Luo, Jishen Zhang, Kaizhen Han, Chen Sun, Chengkuan Wang, Rami Khazaka, Qi Xie, Yi Huang, Yi Zhou, Jiaqing He, Gengchiao Liang, Xiao Gong</i>	
ENABLING NEXT GENERATION CMOS BY NOVEL EOT SCALING MODULE .....	216
<i>L. Dong, S. Hung, M. Bevan, P. Jamison, J. Zhang, H. Zhou, B. Colombeau, R. Curtis, J. Devrajan, R. Bao, R. George, M. Kim, K. Karandikar, M. Stolfi, N. Loubet, J. Swenberg, T. Guarini, L. Wang, Y. Yan, V. Banthia, S. Kuppurao, B. Haran, S. Natarajan</i>	
ENABLING LOGIC WITH BACKSIDE CONNECTIVITY VIA N-TSVS AND ITS POTENTIAL AS A SCALING BOOSTER .....	218
<i>A. Veloso, A. Jourdain, G. Hiblot, F. Schleicher, K. D'have, F. Sebaai, D. Radisic, R. Loo, T. Hopf, A. De Keersgieter, H. Arimura, G. Eneman, P. Favia, J. Geypen, G. Arutchelvan, A. Chasin, D. Jang, L. Nyns, E. Rosseel, A. Hikavy, G. Mannaert, B. T. Chan, K. Devriendt, S. Demuyne, G. Van der Plas, J. Ryckaert, G. Beyer, E. Dentoni Litta, E. Beyne, N. Horiguchi</i>	

## Author Index