

2021 Symposium on VLSI Circuits

Kyoto, Japan
13 – 19 June 2021



IEEE Catalog Number: CFP21VLS-POD
ISBN: 978-1-6654-4766-9

**Copyright © 2021, The Japan Society of Applied Physics (JSAP)
All Rights Reserved**

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21VLS-POD
ISBN (Print-On-Demand):	978-1-6654-4766-9
ISBN (Online):	978-4-86348-780-2
ISSN:	2158-5601

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

<p>AN 8Ω 5.5W, 0.006% THD+N, 2×V_{BAT}-SWING SWITCHED-MODE AUDIO AMPLIFIER WITH FULLY-DIFFERENTIAL LINEAR BUCK-BOOST TOPOLOGY ACHIEVING TOTAL EFFICIENCY OF 87%</p> <p style="padding-left: 20px;"><i>Ji-Hun Lee; Hyun-Sik Kim</i></p> <p>EFFICIENT RF-PA TWO-CHIP SUPPLY MODULATOR ARCHITECTURE FOR 4G LTE AND 5G NR DUAL-CONNECTIVITY RF FRONT-END.....</p> <p style="padding-left: 20px;"><i>Ji-Seon Paek; Dongsu Kim; Jae-Yeol Han; Younghwan Choo; Jongwoo Lee</i></p> <p>A 96.6%-EFFICIENCY CONTINUOUS-INPUT-CURRENT HYBRID DUAL-PATH BUCK-BOOST CONVERTER WITH SINGLE-MODE OPERATION AND NON-STOPPING OUTPUT CURRENT DELIVERY</p> <p style="padding-left: 20px;"><i>Hongseok Shin; Doojin Jang; Gyeong-Gu Kang; Jinuk Kim; Chul Kim; Sohmyung Ha; Minkyu Je</i></p> <p>A 4.5V-INPUT 0.3-TO-1.7V-OUTPUT STEP-DOWN ALWAYS-DUAL-PATH DC-DC CONVERTER ACHIEVING 91.5%-EFFICIENCY WITH 250MΩ-DCR INDUCTOR FOR LOW-VOLTAGE SOCS.....</p> <p style="padding-left: 20px;"><i>Jae-Young Ko; Yeunhee Huh; Min-Woo Ko; Gyeong-Gu Kang; Gyu-Hyeong Cho; Hyun-Sik Kim</i></p> <p>A 6.78 MHZ WIRELESS POWER TRANSFER SYSTEM FOR SIMULTANEOUS CHARGING OF MULTIPLE RECEIVERS WITH MAXIMUM EFFICIENCY USING ADAPTIVE MAGNETIC FIELD DISTRIBUTOR IC.....</p> <p style="padding-left: 20px;"><i>Hao Qiu; Makoto Takamiya</i></p> <p>A 10A/μS FAST TRANSIENT AOT VOLTAGE REGULATOR ON DDR5 DIMM WITH DITHERED PSEUDO-CONSTANT SWITCHING FREQUENCY ACHIEVING -6DB HARMONIC SUPPRESSION.....</p> <p style="padding-left: 20px;"><i>Taeyoung Chung; Sooa Kim; Jehyung Yoon; Heeseok Han; Kyung Soo Park; Hokyu Lee; Ho-Young Yoon; Sun-Kyu Lee; Jongyoon Lim; Yongjin Kwon; Jungbong Lee; Sung-Ung Kwak</i></p> <p>A 28-GHZ PHASED-ARRAY RELAY TRANSCEIVER FOR 5G NETWORK USING VECTOR-SUMMING BACKSCATTER WITH 24-GHZ WIRELESS POWER AND LO TRANSFER.....</p> <p style="padding-left: 20px;"><i>Michihiro Ide; Atsushi Shirane; Kiyoshi Yanagisawa; Dongwon You; Jian Pang; Kenichi Okada</i></p> <p>A FAST-BEAM-SWITCHING 28-GHZ PHASED-ARRAY TRANSCEIVER SUPPORTING CROSS-POLARIZATION LEAKAGE SELF-CANCELLATION.....</p> <p style="padding-left: 20px;"><i>Jian Pang; Zheng Li; Xueting Luo; Joshua Alvin; Kiyoshi Yanagisawa; Yi Zhang; Zixin Chen; Zhongliang Huang; Xiaofan Gu; Weichu Chen; Yun Wang; Dongwon You; Zheng Sun; Yuncheng Zhang; Hongye Huang; Naoki Oshima; Keiichi Motoi; Shinichi Hori; Kazuaki Kunihiro; Tomoya Kaneko; Atsushi Shirane; Kenichi Okada</i></p> <p>A 5G NEW RADIO SAW-LESS RF TRANSMITTER WITH A 100MHZ ENVELOPE TRACKING HPUE N77 POWER AMPLIFIER MODULE</p> <p style="padding-left: 20px;"><i>Ji-Seon Paek; Wan Kim; Seunghoon Kang; Jongwoo Lee; Seungchul Pyo; Yongki Cho; Daeseok Jang; Youngsik Hur</i></p> <p>A SINGLE-SUPPLY SINGLE-CORE INVERSE CLASS-D DIGITAL POWER AMPLIFIER WITH ENHANCED POWER BACK-OFF EFFICIENCY ADOPTING OUTPUT POWER SCALING TECHNIQUE.....</p> <p style="padding-left: 20px;"><i>Kyung-Sik Choi; Jinho Ko; Sang-Gug Lee</i></p> <p>A 122-168GHZ RADAR/COMMUNICATION FUSION-MODE TRANSCEIVER WITH 30GHZ CHIRP BANDWIDTH, 13DBM PSAT, AND 8.3DBM OP1DB IN 28NM CMOS.....</p> <p style="padding-left: 20px;"><i>Zipeng Chen; Wei Deng; Haikun Jia; Pingda Guan; Taikun Ma; Shiyun Sun; Xiangrong Huang; Guopei Chen; Ruichang Ma; Shengnan Dong; Luqiang Duan; Zhihua Wang; Baoyong Chi</i></p> <p>A KA-BAND SWITCHED-CAPACITOR RFDAC USING EDGE-COMBING IN 22NM FD-SOI.....</p> <p style="padding-left: 20px;"><i>Hieu M. Nguyen; Jeffrey S. Walling; Anding Zhu; R. Bogdan Staszewski</i></p> <p>A 0.4-6 GHZ RECEIVER FOR LTE AND WIFI</p> <p style="padding-left: 20px;"><i>Hossein Razavi; Behzad Razavi</i></p> <p>BATTERY-LESS IOT SENSOR NODE WITH PLL-LESS WIFI BACKSCATTERING COMMUNICATIONS IN A 2.5-μW PEAK POWER ENVELOPE</p> <p style="padding-left: 20px;"><i>Longyang Lin; Karim Ali Ahmed; Praveenakumar Shivappa Salamani; Massimo Alioto</i></p> <p>A 1024-CHANNEL SIMULTANEOUS RECORDING NEURAL SOC WITH STIMULATION AND REAL-TIME SPIKE DETECTION.....</p> <p style="padding-left: 20px;"><i>Do-Yeon Yoon; Sonal Pinto; Sungwon Chung; Paul Merolla; Thong-Wei Koh; Dongjin Seo</i></p>	<p>1</p> <p>3</p> <p>5</p> <p>7</p> <p>9</p> <p>11</p> <p>13</p> <p>15</p> <p>17</p> <p>19</p> <p>21</p> <p>23</p> <p>25</p> <p>27</p> <p>29</p>
---	--

A 1.15μW 5.54MM³ IMPLANT WITH A BIDIRECTIONAL NEURAL SENSOR AND STIMULATOR SOC UTILIZING BI-PHASIC QUASI-STATIC BRAIN COMMUNICATION ACHIEVING 6KBPS-10MBPS UPLINK WITH COMPRESSIVE SENSING AND RO-PUF BASED COLLISION AVOIDANCE	31
<i>Baibhab Chatterjee; Gaurav Kumar K; Mayukh Nath; Shulan Xiao; Nirmoy Modak; Debayan Das; Jayant Krishna; Shreyas Sen</i>	
A ONE-SHOT LEARNING, ONLINE-TUNING, CLOSED-LOOP EPILEPSY MANAGEMENT SOC WITH 0.97μJ/CLASSIFICATION AND 97.8% VECTOR-BASED SENSITIVITY	33
<i>Miaolin Zhang; Lian Zhang; Jeong Hoan Park; Chne-Wuen Tsai; Kian Ann Ng; Longyang Lin; Yilong Dong; Jiamin Li; Tao Tang; Han Wu; Liuhao Wu; Jerald Yoo</i>	
A 1.5NJ/CLS UNSUPERVISED ONLINE LEARNING CLASSIFIER FOR SEIZURE DETECTION	35
<i>Adelson Chua; Michael I. Jordan; Rikky Muller</i>	
A 77-DB DR 16-CH 2ND-ORDER Δ-Σ NEURAL RECORDING CHIP WITH 0.0077MM²/CH.....	37
<i>Shiwei Wang; Marco Ballini; Xiaolin Yang; Chutham Sawigun; Jan-Willem Weijers; Dwaipayan Biswas; Carolina Mora Lopez</i>	
A 0.6V 86.5DB-DR 40KHZ-BW INVERTER-BASED CONTINUOUS-TIME DELTA-SIGMA MODULATOR WITH PVT-ROBUST BODY-BIASING TECHNIQUE	39
<i>Sangwoo Lee; Sungsik Park; Yunhong Kim; Youngcheol Chae</i>	
OTA-FREE 1-1 MASH ADC USING FULLY PASSIVE NOISE SHAPING SAR & VCO ADC.....	41
<i>Sanjeev Tannirkulam Chandrasekaran; Sumukh P. Bhanushali; Stefano Pietri; Arindam Sanyal</i>	
A 300MHZ-BW 38MW 37DB/40DB SNDR/DR FREQUENCY-INTERLEAVING CONTINUOUS-TIME BANDPASS DELTA-SIGMA ADC IN 28NM CMOS	43
<i>Rundao Lu; Michael P. Flynn</i>	
A 10.0 ENOB, 6.2 FJ/CONV.-STEP, 500 MS/S RINGAMP-BASED PIPELINED-SAR ADC WITH BACKGROUND CALIBRATION AND DYNAMIC REFERENCE REGULATION IN 16NM CMOS.....	45
<i>J. Lagos; N. Markulic; B. Hershberg; D. Dermit; M. Shrivastava; E. Martens; J. Craninckx</i>	
A 20GS/S 8B TIME-INTERLEAVED TIME-DOMAIN ADC WITH INPUT-INDEPENDENT BACKGROUND TIMING SKEW CALIBRATION.....	47
<i>Minglei Zhang; Yan Zhu; Chi-Hang Chan; Rui P. Martins</i>	
A COMPACT 8-BIT, 8 GS/S 8\timesTI SAR ADC IN 16NM WITH 45DB SNDR AND 5 GHZ ERBW	49
<i>Ewout Martens; Davide Dermit; Mithlesh Shrivastava; Shun Nagata; Jan Craninckx</i>	
AN AUXILIARY-CHANNEL-SHARING BACKGROUND DISTORTION AND GAIN CALIBRATION ACHIEVING >8DB SFDR IMPROVEMENT OVER 4TH NYQUIST ZONE IN 1GS/S ADC.....	51
<i>Lai Wei; Zihao Zheng; Nereo Markulic; Jorge Lagos; Ewout Martens; Yan Zhu; Chi-Hang Chan; Jan Craninckx; Rui Paulo Martins</i>	
A 16KB ANTIFUSE ONE-TIME-PROGRAMMABLE MEMORY IN 5NM HIGH-K METAL-GATE FIN-FET CMOS FEATURING BOOTSTRAP HIGH VOLTAGE SCHEME, READ ENDPOINT DETECTION AND PSEUDO-DIFFERENTIAL SENSING	53
<i>Shaun Chou; Gu-Huan Li; Shawn Chen; Jun-Hao Chang; Wan-Hsueh Cheng; Shao-Ding Wu; Philex Fan; Chia-En Huang; Yu-Der Chih; Yih Wang; Jonathan Chang</i>	
16MB HIGH DENSITY EMBEDDED PCM MACROCELL FOR AUTOMOTIVE-GRADE MICROCONTROLLER IN 28NM FD-SOI, FEATURING EXTENSION TO 24MB FOR OVER-THE-AIR SOFTWARE UPDATE	55
<i>F. Disegni; A. Ventre; A. Molgora; P. Cappelletti; R. Badalamenti; P. Ferreira; G. Castagna; A. Cathelin; A. Gandolfo; A. Redaelli; D. Manfrè; A. Maurelli; C. Torti; F. Piazza; M. Carfi; F. Arnaud; M. Perroni; M. Caruso; S. Pezzini; R. Annunziata; G. Piazza; O. Weber; M. Peri</i>	
A 28NM EMBEDDED FLASH MEMORY WITH 100MHZ READ OPERATION AND 7.42MB/MM² AT 0.85V FEATURING FOR AUTOMOTIVE APPLICATION	57
<i>Hyunjin Shin; Myeonghee Oh; Jaeseung Choi; Taejoong Song; Jongwook Kye</i>	
AN ENERGY-EFFICIENT VOLTAGE STEP-UP SYSTEM FOR 3D NAND FLASH USING CHARGE-COMPENSATING REGULATOR	59
<i>Hyunsik Jeong; Seonghwan Cho</i>	
A 11.1-TO-14.2 GHZ SELF-ADAPTED TWO-POINT MODULATION DUAL-PATH TYPE-II DIGITAL PLL CONCURRENTLY ACHIEVING 124.7-MHZ/μS CHIRP RATE AND 2.27-GHZ BANDWIDTH.....	61
<i>Wei Deng; Zipeng Chen; Haikun Jia; Shiyun Sun; Guopei Chen; Zhihua Wang; Baoyong Chi</i>	
A 24-31 GHZ REFERENCE OVERSAMPLING ADPLL ACHIEVING FOM_{JITTER-N} OF -269.3 DB	63
<i>Jianglin Du; Teerachot Siriburanon; Xi Chen; Yizhe Hu; Vivek Govindaraj; Anding Zhu; Robert Bogdan Staszewski</i>	

A 3.3-GHZ 4.6-MW FRACTIONAL-N TYPE-II HYBRID SWITCHED-CAPACITOR SAMPLING PLL USING CDAC-EMBEDDED DIGITAL INTEGRAL PATH WITH -80-DBC REFERENCE SPUR.....	65
<i>Zule Xu; Masaru Osada; Tetsuya Izuka</i>	
A FEEDFORWARD AND FEEDBACK CONSTANT-SLOPE DIGITAL-TO-TIME CONVERTER IN 28NM CMOS ACHIEVING $\leq 0.12\%$ INL/RANGE OVER $>100\text{MV}$ SUPPLY RANGE	67
<i>Peng Chen; Feifei Zhang; Suoping Hu; Robert Bogdan Staszewski</i>	
A 19-GHZ PLL WITH 20.3-FS JITTER	69
<i>Yu Zhao; Behzad Razavi</i>	
A 43NW 32KHZ PULSED INJECTION TCXO WITH $\pm 4.2\text{PPM}$ ACCURACY USING $\Delta\Sigma$ MODULATED LOAD CAPACITANCE	71
<i>Sujin Park; Ji-Hwan Seol; Li Xu; Dennis Sylvester; David Blaauw</i>	
A 27-73 GHZ INJECTION-LOCKED FREQUENCY DIVIDER.....	73
<i>Hossein Razavi; Behzad Razavi</i>	
A DIRECT-DIGITIZATION OPEN-LOOP GYROSCOPE FRONTEND WITH $\pm 8000^\circ/\text{S}$ FULL-SCALE RANGE AND NOISE FLOOR OF $0.0047^\circ/\text{S}/\sqrt{\text{HZ}}$.....	75
<i>Chinwuba Ezekwe; Saikrishna Ganta; Xinyu Xing; Anton Grad; Thomas Mayer; Andrea Visconti; Francesco Diazzi; Man-Chia Chen; Danielle Morton; Luca Valli; Robert Wolf; Ashkan Eghesadi; Tobias Wolfer; Michael Pietzko; Alex Grathwohl; Thomas Northemann; Richard Schoenleber; Ruslan Khalilyulin; Ishita Mukhopadhyay; Alexandru Negut; Artjom Kosov; Andreas Christian Serafin; Jan Hayek; Lin Sun</i>	
A SELF-POWERED WIRELESS GAS SENSOR NODE BASED ON PHOTOVOLTAIC ENERGY HARVESTING	77
<i>Phan Dang Hung; Yechan Park; Soon-Jae Kweon; Taeju Lee; Hyuntak Jeon; Seok-Tae Koh; Incheol Cho; Jun-Bo Yoon; Inkyu Park; Chul Kim; Sohmyung Ha; Minkyu Je</i>	
A SIPM READOUT IC EMBEDDED IN A BOOST CONVERTER FOR MOBILE DOSIMETERS.....	79
<i>Hyuntak Jeon; Injun Choi; Young-Han Kim; Se-Un Shin; Minkyu Je</i>	
FULLY-DIGITAL SELF-CALIBRATING DECODER WITH SUB-μW, 1.6FJ/CONVSTEP AND 0.0075MM^2 PER RECEPTOR FOR SCALING TO HUMAN-LIKE TACTILE SENSING DENSITY	81
<i>Prachi Agarwal; Viveka Konandur Rajanna; Toh Wei Da; Benjamin C. K. Tee; Massimo Alioto</i>	
FUGAKU AND A64FX: THE FIRST EXASCALE SUPERCOMPUTER AND ITS INNOVATIVE ARM CPU	83
<i>Satoshi Matsuoka</i>	
A 0.93-μW SINGLE-STAGE RAIL-TO-RAIL CLASS AB BUFFER AMPLIFIER IMPROVING DC GAIN AND SLEW-RATE WITH DIFFERENT-RATIO CURRENT-MIRRORS AND POSITIVE-FEEDBACK LOOPS.....	86
<i>Joo-Mi Cho; Hyo-Jin Park; Sung-Wan Hong</i>	
A 12-BIT MOBILE OLED/μLED DISPLAY DRIVER IC WITH CASCADED LOADING-FREE CAPACITIVE INTERPOLATION DAC AND $6.24\text{V}/\mu\text{S}$-SLEW-RATE BUFFER AMPLIFIER.....	88
<i>Gyeong-Gu Kang; Seok-Tae Koh; Woojin Jang; Jiho Lee; Seongjoo Lee; Ohjo Kwon; Keumdong Jung; Hyun-Sik Kim</i>	
A -121.5 DB THD CLASS-D AUDIO AMPLIFIER WITH 49 DB SUPPRESSION OF LC FILTER NONLINEARITY AND ROBUST TO $\pm 30\%$ LC FILTER SPREAD	90
<i>Huajun Zhang; Marco Berkhout; Kofi Makinwa; Qinwen Fan</i>	
A 650 PW, -71 DB PSRR, 205°C TEMPERATURE RANGE HYBRID VOLTAGE REFERENCE WITH CURVATURE-BASED TEMPERATURE COMPENSATION AND SBFL TECHNIQUES	92
<i>Cheng-Ze Shao; Yu-Te Liao</i>	
A 56GHZ RECEIVER ANALOG FRONT END FOR 224GB/S PAM-4 SERDES IN 10NM CMOS.....	94
<i>Shiva Kiran; Ajay Balankutty; Yutao Liu; Rajeev Dokania; Hariprasath Venkataraman; Priya Wali; Stephen Kim; Yoel Krupnik; Ariel Cohen; Frank O'Mahony</i>	
A 1.24PJ/B 112GB/S (870GBPS/MM) TRANSCEIVER FOR IN-PACKAGE LINKS IN 7NM FINFET.....	96
<i>Chi Fung Poon; Wenfeng Zhang; Junho Cho; Shaojun Ma; Yipeng Wang; Ying Cao; Asma Laraba; Eugene Ho; Winson Lin; Daniel Wu; Kee Hian Tan; Parag Upadhyaya; Yohan Frans</i>	
106 GB/S PAM-4 TRANSMITTER WITH 2.1 V_{PPD} SWING IN 7NM FINFET PROCESS	98
<i>Hassan Sepehrian; Stephen Alie; Paul Madeira; Davide Tonietto</i>	
A 56-GB/S 8-MW PAM4 CDR/DMUX WITH HIGH JITTER TOLERANCE	100
<i>Guanrong Hou; Behzad Razavi</i>	
A 60-GB/S 1.2-PJ/BIT 1/4-RATE PAM4 RECEIVER WITH A -8-DB JTRAN 40-MHZ 0.2-UIPP JTOL CLOCK AND DATA RECOVERY	102
<i>Li Wang; Zhao Zhang; C. Patrick Yue</i>	

A 50 GBPS 134 GHZ 16 QAM 3 M DIELECTRIC WAVEGUIDE TRANSCEIVER SYSTEM IMPLEMENTED IN 22NM CMOS	104
<i>Thomas W. Brown; Georgios C. Dogiamis; Yi-Shin Yeh; Diego Correas-Serrano; Triveni S. Rane; Surej Ravikumar; Jessica C. Chou; Vijaya B. Neeli; Mauricio Marulanda; Neelam Prabhu Gaunkar; Cho-Ying Lu; Iwen Huang; Ram Sadhwani; Hyung-Jin Lee; Hariprasad Chandrakumar; Jeffery W. Bates; Zinia Tuli; Qiang Yu; Mario Weiss; Jag Rangaswamy; Carlos F. Nieva; Dimitri Frolov; Telesphor Kamgaing; Ye Seul Nam; Henning Braunisch; Said Rami</i>	
A MACHINE LEARNING INSPIRED TRANSCEIVER WITH ISI-RESILIENT DATA ENCODING: HYBRID-TERNARY CODING + 2-TAP FFE + CTLE + FEATURE EXTRACTION AND CLASSIFICATION FOR 44.7DB CHANNEL LOSS IN 7.3PJ/BIT	106
<i>Zhiping Wang; Mohamed Megahed; Yusang Chun; Tejasvi Anand</i>	
A 27 GB/S 5.39 pJ/BIT 8-ARY MODULATED WIRELINE TRANSCEIVER USING PULSE WIDTH AND AMPLITUDE MODULATION ACHIEVING 9.5 DB SNR IMPROVEMENT OVER PAM-8	108
<i>Mohamed Megahed; Yusang Chun; Zhiping Wang; Tejasvi Anand</i>	
MULTIPLEX PCR CMOS BIOCHIP FOR DETECTION OF UPPER RESPIRATORY PATHOGENS INCLUDING SARS-COV-2	110
<i>Arun Manickam; Kirsten A. Johnson; Rituraj Singh; Nicholas Wood; Edmond Ku; Andrea Cuppoletti; Mark McDermott; Arjang Hassibi</i>	
A LIGHT TOLERANT NEURAL RECORDING IC FOR NEAR-INFRARED-POWERED FREE FLOATING MOTES	112
<i>Jongyup Lim; Jungho Lee; Eunseong Moon; Michael Barrow; Gabriele Atzeni; Joseph Letner; Joseph Costello; Samuel R. Nason; Paras R. Patel; Parag G. Patil; Hun-Seok Kim; Cynthia A. Chestek; Jamie Phillips; David Blaauw; Dennis Sylvester; Taekwang Jang</i>	
FULLY INTEGRATED ELECTRONIC-PHOTONIC ULTRASOUND RECEIVER ARRAY FOR ENDOSCOPIC IMAGING APPLICATIONS IN A ZERO-CHANGE 45NM CMOS-SOI PROCESS	114
<i>Panagiotis Zarkos; Sidney Buchbinder; Christos Adamopoulos; Sarika Madhupathy; Olivia Hsu; Jake Whinnery; Pavan Bhargava; Vladimir Stojanovic</i>	
AN RF-ULTRASOUND RELAY FOR POWERING DEEP IMPLANTS ACROSS AIR-TISSUE INTERFACES WITH A MULTI-OUTPUT REGULATING RECTIFIER AND ULTRASOUND BEAMFORMING	116
<i>Ernest So; Pyungwoo Yeon; E. J. Chichilnisky; Amin Arbabian</i>	
A 3.8-μW/CH, 15-GΩ TOTAL INPUT IMPEDANCE CHOPPER STABILIZED AMPLIFIER WITH DUAL POSITIVE FEEDBACK LOOPS AND AUTO-CALIBRATION SCHEME	118
<i>Yongjae Park; Ji-Hyoung Cha; Su-Hyun Han; Jee-Ho Park; Seong-Jin Kim</i>	
A 32A 5V-INPUT, 94.2% PEAK EFFICIENCY HIGH-FREQUENCY POWER CONVERTER MODULE FEATURING PACKAGE-INTEGRATED LOW-VOLTAGE GAN NMOS POWER TRANSISTORS	120
<i>Nachiket Desai; Harish K. Krishnamurthy; William Lambert; Jingshu Yu; Han Wui Then; Nicolas Butzen; Sheldon Weng; Christopher Schaef; N. Nidhi; Marko Radosavljevic; Johann Rode; Justin Sandford; Kaladhar Radhakrishnan; Krishnan Ravichandran; Bernhard Sell; James W. Tschanz; Vivek De</i>	
A 1S DIRECT-BATTERY-ATTACH INTEGRATED BUCK VOLTAGE REGULATOR WITH 5-STACK THIN-GATE 22NM FINFET CMOS FEATURING ACTIVE VOLTAGE BALANCING AND CASCADED SELF-TURN-ON DRIVERS	122
<i>Suhwan Kim; Harish Krishnamurthy; Sally Amin; Sheldon Weng; Jin Feng; Huong Do; Kaladhar Radhakrishnan; Krishnan Ravichandran; James Tschanz; Vivek De</i>	
A DUAL-INPUT, DIGITAL HYBRID BUCK-LDO SYSTEM FEATURING FAST LOAD TRANSIENT RESPONSE, ZERO-WIRE CURRENT HANDOVER & INPUT PDN RESONANCE REDUCTION	124
<i>Zakir K. Ahmed; Nachiket Desai; Harish K. Krishnamurthy; Sheldon Weng; Xiaosen Liu; Krishnan Ravichandran; James W. Tschanz; Vivek De</i>	
A 2.3GHZ FULLY INTEGRATED DC-DC CONVERTER BASED ON ELECTROMAGNETICALLY COUPLED CLASS-D LC OSCILLATORS ACHIEVING 78.1% EFFICIENCY IN 22NM FDSOI CMOS	126
<i>Alessandro Novello; Gabriele Atzeni; Giorgio Cristiano; Mathieu Coustans; Taekwang Jang</i>	
A FULLY INTEGRATED SWITCHED-CAPACITOR VOLTAGE REGULATOR WITH MULTI-RATE SUCCESSIVE APPROXIMATION ACHIEVING 190 PS TRANSIENT FOM AND 83.7% CONVERSION EFFICIENCY	128
<i>Bing-Chen Wu; Tsung-Te Liu</i>	
A NEW ERA OF TAILORED COMPUTING	130
<i>Mark Papermaster; Stephen Kosonocky; Gabriel H. Loh; Samuel Naffziger</i>	
MEPLER: A 20.6-PJ SIDE-CHANNEL-AWARE IN-MEMORY CDT SAMPLER	132
<i>Dai Li; Yan He; Akhil Reddy Pakala; Kaiyuan Yang</i>	

EQZ-LDO: A NEAR-ZERO EDP OVERHEAD, >10M-ATTACK-RESILIENT, SECURE DIGITAL LDO FEATURING ATTACK-DETECTION AND DETECTION-DRIVEN PROTECTION FOR A CORRELATION-POWER-ANALYSIS-RESILIENT IOT DEVICE	134
<i>Sung Justin Kim; Dongkwun Kim; Ayushparth Sharma; Mingoo Seok</i>	
A 0.186-PJ PER BIT LATCH-BASED TRUE RANDOM NUMBER GENERATOR WITH MISMATCH COMPENSATION AND RANDOM NOISE ENHANCEMENT	136
<i>Ruilin Zhang; Xingyu Wang; Luying Wang; Xinpeng Chen; Fan Yang; Kunyang Liu; Hirofumi Shinohara</i>	
ALL-DIGITAL CLOSED-LOOP UNIFIED RETENTION/WAKE-UP CLAMP IN A 10NM 4-CORE X86 IP	138
<i>C. Augustine; A. Afzal; U. Misgar; A. Owahid; A. Raman; K. Subramanian; F. Merchant; J. Tschanz; M. Khellah</i>	
A COST-EFFECTIVE ON-CHIP POWER IMPEDANCE MEASUREMENT (PIM) SYSTEM IN 7NM FINFET FOR HPC APPLICATIONS.....	140
<i>Tsung-Che Lu; Chin-Ming Fu; Chia-Chun Liao; Yu-Tso Lin; Chih-Hsien Chang; Kenny Hsieh</i>	
A 192 NW 0.02 HZ HIGH PASS CORNER ACOUSTIC ANALOG FRONT-END WITH AUTOMATIC SATURATION DETECTION AND RECOVERY	142
<i>Rohit Rothe; Minchang Cho; Kyojin Choo; Seokhyeon Jeong; Dennis Sylvester; David Blaauw</i>	
A 3.68AF_{RMS} RESOLUTION 183DB FOM_s 4TH-ORDER CONTINUOUS-TIME BANDPASS $\Delta\Sigma$ CAPACITANCE-TO-DIGITAL CONVERTER IN 0.18μM CMOS	144
<i>Sujin Park; Hyungil Chae; Seonghwan Cho</i>	
A 47.5NJ RESISTOR-TO-DIGITAL CONVERTER FOR DETECTING BTEX WITH 0.06PPB-RESOLUTION.....	146
<i>Yongtae Lee; Byeonghwa Cho; Changuk Lee; Jongbaeg Kim; Youngcheol Chae</i>	
AN 8MHZ 31.25KS/S IMPEDANCE-MONITORING IC BASED ON IF-SAMPLING ARCHITECTURE WITH A BAND-PASS DELTA-SIGMA ADC.....	148
<i>Soon-Jae Kweon; Joonho Gil; Chulhyun Park; Sein Oh; Yoontae Jung; Injun Choi; Song-I Cheon; Hung Phan Dang; Ja-Hyuck Koo; Geunhoe Kim; Sohyung Ha; Minkyu Je</i>	
A \pm2A/15A CURRENT SENSOR WITH 1.4 μA SUPPLY CURRENT AND \pm0.35%/0.6% GAIN ERROR FROM -40 TO 85°C USING AN ANALOG TEMPERATURE-COMPENSATION SCHEME	150
<i>Roger Zamparete; Kofi Makinwa</i>	
5NM LOW POWER SRAM FEATURING DUAL-RAIL ARCHITECTURE WITH VOLTAGE-TRACKING ASSIST CIRCUIT FOR 5G MOBILE APPLICATION	152
<i>Sangyeop Baeck; Inhak Lee; Hoyoung Tang; Dongwook Seo; Jaeseung Choi; Taejoong Song; Jongwook Kye</i>	
SRAM WRITE- AND PERFORMANCE-ASSIST CELLS FOR REDUCING INTERCONNECT RESISTANCE EFFECTS INCREASED WITH TECHNOLOGY SCALING	154
<i>Keonhee Cho; Heekyung Choi; In Jun Jung; Jisang Oh; Tae Woo Oh; Kiryong Kim; Giseok Kim; Taemin Choi; Changsoo Sim; Taejoong Song; Seong-Ook Jung</i>	
A 5NM FIN-FET 2G-SEARCH/S 512-ENTRY X 220-BIT TCAM WITH SINGLE CYCLE ENTRY UPDATE CAPABILITY FOR DATA CENTER ASICS	156
<i>Chetan Deshpande; Ritesh Garg; Gajanan Jedhe; Gaurang Narvekar; Sushil Kumar</i>	
ENHANCED CORE CIRCUITS FOR SCALING DRAM: 0.7V VCC WITH LONG RETENTION 138MS AT 125°C AND RANDOM ROW/COLUMN ACCESS TIMES ACCELERATED BY 1.5NS.....	158
<i>Nicky Lu; Chun Shiah; Juang-Ying Chueh; Bor-Doou Rong; Wei-Jr Huang; Ho-Yin Chen; Cheng-Nan Chang; Chang Chia-Wei; Tzung-Shen Chen</i>	
A REFLECTION AND CROSSTALK CANCELING CONTINUOUS-TIME LINEAR EQUALIZER FOR HIGH-SPEED DDR SDRAM.....	160
<i>Seunghwan Hong; Chang-Hyun Bae; Yoo-Chang Sung; Jaewoong Kim; Junsub Yoon; Sangwoo Kim; Jinhyeok Baek; Cheongryong Cho; Useung Shin; Sang-Kyeom Kim; Hwan-Chul Jung; Ho-Jun Chang; Jang-Hoo Kim; Jeongsik Hwang; Hyunki Kim; Ki-Won Lee; Dongmin Kim; Han-Ki Jeong; Myung-O Kim; Kyomin Sohn; Jeong-Don Ihm; Changsik Yoo; Sang Joon Hwang</i>	
A SUB-MW DUAL-ENGINE ML INFERENCE SYSTEM-ON-CHIP FOR COMPLETE END-TO-END FACE-ANALYSIS AT THE EDGE.....	162
<i>Petar Jokic; Erfan Azarkhish; Regis Cattenoz; Engin Türeken; Luca Benini; Stephane Emery</i>	
VOTA: A 2.45TFLOPS/W HETEROGENEOUS MULTI-CORE VISUAL OBJECT TRACKING ACCELERATOR BASED ON CORRELATION FILTERS.....	164
<i>Junkang Zhu; Wei Tang; Ching-En Lee; Haolei Ye; Eric McCreath; Zhengya Zhang</i>	
A 2144.2-BITS/MIN/MW 5-HETEROGENEOUS PE-BASED DOMAIN-SPECIFIC RECONFIGURABLE ARRAY PROCESSOR FOR 8-CH WEARABLE BRAIN-COMPUTER INTERFACE SOC.....	166
<i>Wooseok Byun; Minkyu Je; Ji-Hoon Kim</i>	
A 1070 PJ/B 169 MB/S QUAD-CORE DIGITAL BASEBAND SOC FOR DISTRIBUTED AND COOPERATIVE MASSIVE MIMO IN 28 NM FD-SOI	168
<i>Hemanth Prabhu; Liang Liu; Farhana Sheikh; Ove Edfors</i>	

LESSONS FROM LOIHI: PROGRESS IN NEUROMORPHIC COMPUTING	170
<i>Mike Davies</i>	
SLEEPRIDER: A 5.5μW/MHZ CORTEX-M4 MCU IN 28NM FD-SOI WITH ULP SRAM, BIOMEDICAL AFE AND FULLY-INTEGRATED POWER, CLOCK AND BACK-BIAS MANAGEMENT	172
<i>Rémi Dekimpe; Maxime Schramme; Martin Lefebvre; Adrian Kneip; Roghayeh Saeidi; Mathieu Xhonneux; Ludovic Moreau; Marco Gonzalez; Thibault Pirson; David Bol</i>	
PETRA: A 22NM 6.97TFLOPS/W AIB-ENABLED CONFIGURABLE MATRIX AND CONVOLUTION ACCELERATOR INTEGRATED WITH AN INTEL STRATIX 10 FPGA	174
<i>Sung-Gun Cho; Wei Tang; Chester Liu; Zhengya Zhang</i>	
VERSA: A DATAFLOW-CENTRIC MULTIPROCESSOR WITH 36 SYSTOLIC ARM CORTEX-M4F CORES AND A RECONFIGURABLE CROSSBAR-MEMORY HIERARCHY IN 28NM	176
<i>Sung Kim; Morteza Fayazi; Alhad Daftardar; Kuan-Yu Chen; Jiulun Tan; Subhankar Pal; Tutu Ajayi; Yan Xiong; Trevor Mudge; Chaitali Chakrabarti; David Blaauw; Ronald Dreslinski; Hun-Seok Kim</i>	
MN-CORE - A HIGHLY EFFICIENT AND SCALABLE APPROACH TO DEEP LEARNING	178
<i>K. Namura; J. M. Kühn; T. Adachi; H. Imachi; H. Kaneko; T. Kato; G. Watanabe; N. Tanaka; S. Kashiwara; H. Miyashita; Y. Tomonaga; R. Okuta; T. Akiba; B. Vogel; S. Kitajo; F. Osawa; K. Takahashi; Y. Takatsukasa; K. Mizumaru; T. Yamauchi; J. Ono; A. Takahashi; T. Ahmed; Y. Doi; K. Hiraki; J. Makino</i>	
CHIMERA: A 0.92 TOPS, 2.2 TOPS/W EDGE AI ACCELERATOR WITH 2 MBYTE ON-CHIP FOUNDRY RESISTIVE RAM FOR EFFICIENT TRAINING AND INFERENCE	180
<i>Massimo Giordano; Kartik Prabhu; Kalhan Koul; Robert M. Radway; Albert Gural; Rohan Doshi; Zainab F. Khan; John W. Kustin; Timothy Liu; Gregorio B. Lopes; Victor Turbiner; Win-San Khwa; Yu-Der Chih; Meng-Fan Chang; Guénolé Lallement; Boris Murmann; Subhasish Mitra; Priyanka Raina</i>	
OMNIDRL: A 29.3 TFLOPS/W DEEP REINFORCEMENT LEARNING PROCESSOR WITH DUALMODE WEIGHT COMPRESSION AND ON-CHIP SPARSE WEIGHT TRANSPOSER	182
<i>Juhyoung Lee; Sangyeob Kim; Sangjin Kim; Wooyoung Jo; Donghyeon Han; Jinsu Lee; Hoi-Jun Yoo</i>	
DEPFIN: A 12NM, 3.8TOPS DEPTH-FIRST CNN PROCESSOR FOR HIGH RES. IMAGE PROCESSING	184
<i>Koen Goetschalckx; Marian Verhelst</i>	
PNNPU: A 11.9 TOPS/W HIGH-SPEED 3D POINT CLOUD-BASED NEURAL NETWORK PROCESSOR WITH BLOCK-BASED POINT PROCESSING FOR REGULAR DRAM ACCESS	186
<i>Sangjin Kim; Juhyoung Lee; Dongseok Im; Hoi-Jun Yoo</i>	
A 28NM 276.55TFLOPS/W SPARSE DEEP-NEURAL-NETWORK TRAINING PROCESSOR WITH IMPLICIT REDUNDANCY SPECULATION AND BATCH NORMALIZATION REFORMULATION	188
<i>Yang Wang; Yubin Qin; Dazheng Deng; Jingchuan Wei; Tianbao Chen; Xinhan Lin; Leibo Liu; Shaojun Wei; Shouyi Yin</i>	
DESIGN AND TECHNOLOGY SOLUTIONS FOR 3D INTEGRATED HIGH PERFORMANCE SYSTEMS	190
<i>G. Van Der Plas; E. Beyne</i>	
CHIPLET-BASED ADVANCED PACKAGING TECHNOLOGY FROM 3D/TSV TO FOWLP/FHE	192
<i>Takafumi Fukushima</i>	
A 7NM 0.46PJ/BIT 20GBPS WITH BER 1E-25 DIE-TO-DIE LINK USING MINIMUM INTRINSIC AUTO ALIGNMENT AND NOISE-IMMUNITY ENCODE	194
<i>Ying-Yu Hsu; Po-Chun Kuo; Chih-Lun Chuang; Po-Hao Chang; Hung-Hao Shen; Chen-Feng Chiang</i>	
ULTRA HIGH POWER COOLING SOLUTION FOR 3D-ICS	196
<i>C. J. Wu; S. T. Hsiao; J. Y. Wang; W. H. Lin; C. W. Chang; T. L. Shao; C. H. Tung; Doug C. H. Yu</i>	
A 13.7 TFLOPS/W FLOATING-POINT DNN PROCESSOR USING HETEROGENEOUS COMPUTING ARCHITECTURE WITH EXPONENT-COMPUTING-IN-MEMORY	198
<i>Juhyoung Lee; Jihoon Kim; Wooyoung Jo; Sangyeob Kim; Sangjin Kim; Jinsu Lee; Hoi-Jun Yoo</i>	
PIMCA: A 3.4-MB PROGRAMMABLE IN-MEMORY COMPUTING ACCELERATOR IN 28NM FOR ON-CHIP DNN INFERENCE	200
<i>Shihui Yin; Bo Zhang; Minkyu Kim; Jyotishman Saikia; Soonwan Kwon; Sungmeen Myung; Hyunsoo Kim; Sang Joon Kim; Mingoo Seok; Jae-Sun Seo</i>	
A 6.54-TO-26.03 TOPS/W COMPUTING-IN-MEMORY RNN PROCESSOR USING INPUT SIMILARITY OPTIMIZATION AND ATTENTION-BASED CONTEXT-BREAKING WITH OUTPUT SPECULATION	202
<i>Ruiqi Guo; Hao Li; Ruhui Liu; Zhixiao Zhang; Limei Tang; Hao Sun; Leibo Liu; Meng-Fan Chang; Shaojun Wei; Shouyi Yin</i>	
FULLY ROW/COLUMN-PARALLEL IN-MEMORY COMPUTING SRAM MACRO EMPLOYING CAPACITOR-BASED MIXED-SIGNAL COMPUTATION WITH 5-B INPUTS	204
<i>Jinseok Lee; Hossein Valavi; Yinqi Tang; Naveen Verma</i>	

HERMES CORE – A 14NM CMOS AND PCM-BASED IN-MEMORY COMPUTE CORE USING AN ARRAY OF 300PS/LSB LINEARIZED CCO-BASED ADCS AND LOCAL DIGITAL PROCESSING	206
<i>R. Khaddam-Aljameh; M. Stanisavljevic; J. Fornt Mas; G. Karunaratne; M. Braendli; F. Liu; A. Singh; S. M. Müller; U. Egger; A. Petropoulos; T. Antonakopoulos; K. Brew; S. Choi; I. Ok; F. L. Lie; N. Saulnier; V. Chan; I. Ahsan; V. Narayanan; S. R. Nandakumar; M. Le Gallo; P. A. Francese; A. Sebastian; E. Eleftheriou</i>	
A 20X28 SPINS HYBRID IN-MEMORY ANNEALING COMPUTER FEATURING VOLTAGE-MODE ANALOG SPIN OPERATOR FOR SOLVING COMBINATORIAL OPTIMIZATION PROBLEMS	208
<i>Junjie Mu; Yuqi Su; Bongjin Kim</i>	
ANALOG IN-MEMORY COMPUTING IN FEFET-BASED 1T1R ARRAY FOR EDGE AI APPLICATIONS	210
<i>D. Saito; T. Kobayashi; H. Koga; N. Ronchi; K. Banerjee; Y. Shuto; J. Okuno; K. Konishi; L. Di Piazza; A. Mallik; J. Van Houdt; M. Tsukamoto; K. Ohkuri; T. Umebayashi; T. Ezaki</i>	
ENERGY-EFFICIENT RELIABLE HZO FEFET COMPUTATION-IN-MEMORY WITH LOCAL MULTIPLY & GLOBAL ACCUMULATE ARRAY FOR SOURCE-FOLLOWER & CHARGE-SHARING VOLTAGE SENSING	212
<i>Chihiro Matsui; Kasidit Toprasertpong; Shinichi Takagi; Ken Takeuchi</i>	
ON-SILICON PHOTONIC INTEGRATED CIRCUIT TOWARD ON-CHIP INTERCONNECTION AND DISTRIBUTED COMPUTING	214
<i>Nobuhiko Nishiyama; Tomohiro Amemiya</i>	
MONOLITHIC MICRORING-BASED WDM OPTICAL I/O FOR HETEROGENEOUS COMPUTING	216
<i>Mark Wade; Daniel Jeong; Byungchae Kim; Mason Zhang; Woorham Bae; Chong Zhang; Pavan Bhargava; Derek Van Orden; Shahab Ardalan; Chandarasekaran Ramamurthy; Erik Anderson; Austin Katzin; Haiwei Lu; Sidney Buchbinder; Behrooz Beheshtian; Anatoly Khilo; Michael Rust; Chen Li; Forrest Sedgwick; John Fini; Roy Meade; Vladimir Stojanovic; Chen Sun</i>	
GRAPHENE ELECTRO-ABSORPTION MODULATORS INTEGRATED AT WAFER-SCALE IN A CMOS FAB	218
<i>C. H. Wu; S. Brems; D. Yudistira; D. Cott; A. Milenin; K. Vandermismissen; A. Maestre; A. Centeno; J. Van Campenhout; C. Huyghebaert; M. Pantouvaki</i>	
SILICON PHOTONIC MICRO-RING MODULATOR-BASED 4 X 112 GB/S O-BAND WDM TRANSMITTER WITH RING PHOTOCURRENT-BASED THERMAL CONTROL IN 28NM CMOS	220
<i>Jahnvi Sharma; Hao Li; Zhe Xuan; Ranjeet Kumar; Chun-Ming Hsu; Meer Sakib; Peicheng Liao; Haisheng Rong; James Jaussi; Ganesh Balamurugan</i>	
FIRST INGAAS/INALAS SINGLE-PHOTON AVALANCHE DIODES (SPADS) HETEROGENEOUSLY INTEGRATED WITH SI PHOTONICS ON SOI PLATFORM FOR 1550 NM DETECTION	222
<i>Jishen Zhang; Haiwen Xu; Gong Zhang; Yue Chen; Haibo Wang; Kian Hua Tan; Satrio Wicaksono; Chao Wang; Chen Sun; Qiwen Kong; Charles Ci Wen Lim; Soon-Fatt Yoon; Xiao Gong</i>	
BANDGAP-TUNABLE III-V-OI PHOTONICS PLATFORM WITH QUANTUM WELL INTERMIXING FOR VERSATILE ACTIVE-PASSIVE INTEGRATION OF CHIP-SCALE PHOTONIC INTEGRATED CIRCUITS	224
<i>N. Sekine; K. Toprasertpong; S. Takagi; M. Takenaka</i>	
FIRST DEMONSTRATION OF WAVEGUIDE-COUPLED $Ge_{0.92}Sn_{0.08}/Ge$ MULTIPLE-QUANTUM-WELL PHOTODETECTOR ON THE SOI PLATFORM FOR 2-μM WAVELENGTH OPTOELECTRONIC INTEGRATED CIRCUIT	226
<i>Haibo Wang; Yue Chen; Jishen Zhang; Gong Zhang; Yi-Chiau Huang; Xiao Gong</i>	
A CMOS IMAGE SENSOR AND AN AI ACCELERATOR FOR REALIZING EDGE-COMPUTING-BASED SURVEILLANCE CAMERA SYSTEMS	228
<i>Fukashi Morishita; Norihito Kato; Satoshi Okubo; Takao Toi; Mitsuru Hiraki; Sugako Otani; Hideaki Abe; Yuji Shinohara; Hiroyuki Kondo</i>	
ALL-DIRECTIONAL DUAL PIXEL AUTO FOCUS TECHNOLOGY IN CMOS IMAGE SENSORS	230
<i>Eun Sub Shim; Kyungho Lee; Junghyung Pyo; Wooseok Choi; Jungbin Yun; Taesub Jung; Kyungduck Lee; Seyoung Kim; Chanhee Lee; Seungki Baek; Hyuncheol Kim; Sungsoo Choi; Junseok Yang; Kyoungmok Son; Jongwon Choi; Howoo Park; Bumsuk Kim; Jungchak Ahn; Duckhyun Chang</i>	

DEVELOPMENT OF ADVANCED INTER-COLOR-FILTER GRID ON SUB-MICRON-PIXEL CMOS IMAGE SENSOR FOR MOBILE CAMERAS WITH HIGH SENSITIVITY AND HIGH RESOLUTION	232
<i>In-Sung Joe; Yunki Lee; Hye Yeon Park; Jong Uk Kim; Dongyeon Kang; Taehoon Kim; Minkwan Kim; Kwangmin Lee; Minsung Heo; Inho Ro; Jinhyung Kim; Inyong Park; Seokjin Kwon; Kisang Yoon; Dami Park; Changkyu Lee; Eunyoung Jo; Minhwan Jeon; Chanho Park; Kyung Rae Byun; Chong Kwang Chang; Jaesung Hur; Kijoong Yoon; Taeksoo Jeon; Jaehak Lee; Junggho Park; Bumsuk Kim; Jungchak Ahn; Hyunchul Kim; Chang-Rok Moon; Hyoung-Sub Kim</i>	
A 2.6 E-RMS LOW-RANDOM-NOISE, 116.2 MW LOW-POWER 2-MP GLOBAL SHUTTER CMOS IMAGE SENSOR WITH PIXEL-LEVEL ADC AND IN-PIXEL MEMORY	234
<i>Min-Woong Seo; Myunglae Chu; Hyun-Yong Jung; Suksan Kim; Jiyoung Song; Junan Lee; Sung-Yong Kim; Jongyeon Lee; Sung-Jae Byun; Daehee Bae; Minkyung Kim; Gwi-Deok Lee; Heesung Shim; Changyong Um; Changhwa Kim; In-Gyu Baek; Doowon Kwon; Hongki Kim; Hyuksoon Choi; Jonghyun Go; Jungchak Ahn; Jaekyu Lee; Changrok Moon; Kyupil Lee; Hyoung-Sub Kim</i>	
A PHOTON-COUNTING 4MPIXEL STACKED BSI QUANTA IMAGE SENSOR WITH 0.3E-READ NOISE AND 100DB SINGLE-EXPOSURE DYNAMIC RANGE	236
<i>Jiaju Ma; Dexue Zhang; Omar Elgendy; Saleh Masoodian</i>	
A 5.1MS LOW-LATENCY FACE DETECTION IMAGER WITH IN-MEMORY CHARGE-DOMAIN COMPUTING OF MACHINE-LEARNING CLASSIFIERS	238
<i>Hyunsoo Song; Sungjin Oh; Juan Salinas; Sung-Yun Park; Euisik Yoon</i>	
A CMOS LIDAR SENSOR WITH PRE-POST WEIGHTED-HISTOGRAMMING FOR SUNLIGHT IMMUNITY OVER 105 KLX AND SPAD-BASED INFINITE INTERFERENCE CANCELING	240
<i>Hyeongseok Seo; Gihwan Cho; Jungwoo Kim; Junhan Bae; Seong-Jin Kim; Jung-Hoon Chun; Jaehyuk Choi</i>	
ADVANCED MULTI-NIR SPECTRAL IMAGE SENSOR WITH OPTIMIZED VISION SENSING SYSTEM AND ITS IMPACT ON INNOVATIVE APPLICATIONS	242
<i>Hirofumi Sumi; Hironari Takehara; Jun Ohta; Masatoshi Ishikawa</i>	
SOLID STATE QUBITS: HOW LEARNING FROM CMOS FABRICATION CAN SPEED-UP PROGRESS IN QUANTUM COMPUTING	244
<i>I. P. Radu; R. Li; A. Potocnik; T. Ivanov; D. Wan; S. Kubicek; N. I. Dumoulin Stuyck; J. Verjauw; J. Jussot; Y. Canvel; C. Godfrin; M. Mongillo; R. Acharya; A. Elsayed; M. Shehata; X. Piao; A. Pacco; L. Souriau; S. Couet; B. T. Chan; J. Craninckx; B. Parvais; A. Grill; S. Narasimhamoorthy; S. Van Winckel; S. Brebels; F. A. Mohiyaddin; G. Simion; B. Govoreanu</i>	
SUPERCONDUCTING QUANTUM COMPUTER: A HINT FOR BUILDING ARCHITECTURES	246
<i>Yutaka Tabuchi; Shuhei Tamate; Shinichi Yorozu</i>	
UNIFORM SPIN QUBIT DEVICES WITH TUNABLE COUPLING IN AN ALL-SILICON 300 MM INTEGRATED PROCESS	248
<i>N. I. Dumoulin Stuyck; R. Li; C. Godfrin; A. Elsayed; S. Kubicek; J. Jussot; B. T. Chan; F. A. Mohiyaddin; M. Shehata; G. Simion; Y. Canvel; L. Goux; M. Heyns; B. Govoreanu; I. P. Radu</i>	
A 5.5MW/CHANNEL 2-TO-7 GHZ FREQUENCY SYNTHESIZABLE QUBIT-CONTROLLING CRYOGENIC PULSE MODULATOR FOR SCALABLE QUANTUM COMPUTERS	250
<i>Kiseo Kang; Byungjun Kim; Gahyun Choi; Sun-Kyung Lee; Jisoo Choi; Jaeho Lee; Seokhyeong Kang; Moonjoo Lee; Ho-Jin Song; Yonuk Chong; Jae-Yoon Sim</i>	
BURIED NANOMAGNET REALIZING HIGH-SPEED/LOW-VARIABILITY SILICON SPIN QUBITS: IMPLEMENTABLE IN ERROR-CORRECTABLE LARGE-SCALE QUANTUM COMPUTERS	252
<i>Shota Iizuka; Kimihiko Kato; Atsushi Yagishita; Hidehiro Asai; Tetsuya Ueda; Hiroshi Oka; Junichi Hattori; Tsutomu Ikegami; Koichi Fukuda; Takahiro Mori</i>	
RECONFIGURABLE GERMANIUM QUANTUM-DOT ARRAYS FOR CMOS INTEGRATABLE QUANTUM ELECTRONIC DEVICES	254
<i>I-Hsiang Wang; Ting Tsai; Rong-Cun Pan; Po-Yu Hong; M. T. Kuo; I. H. Chen; Thomas George; H. C. Lin; Pei-Wen Li</i>	
Author Index	