

2021 Design, Automation & Test in Europe Conference & Exhibition (DATE 2021)

**Virtual Conference
1 – 5 February 2021**

Pages 1-554



**IEEE Catalog Number: CFP21162-POD
ISBN: 978-1-7281-6336-9**

**Copyright © 2021, European Design and Automation Association (EDAA)
All Rights Reserved**

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21162-POD
ISBN (Print-On-Demand):	978-1-7281-6336-9
ISBN (Online):	978-3-9819263-5-4
ISSN:	1530-1591

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

STORAGE CLASS MEMORY WITH COMPUTING ROW BUFFER: A DESIGN SPACE EXPLORATION	1
<i>Valentin Egloff, Jean-Philippe Noel, Maha Kooli, Bastien Giraud, Lorenzo Ciampolini, Roman Gauchi, César Fugueta, Éric Guthmuller, Mathieu Moreau, Jean-Michel Portal</i>	
FROM A FPGA PROTOTYPING PLATFORM TO A COMPUTING PLATFORM: THE MANGO EXPERIENCE.....	7
<i>J. Flich, R. Tornero, D. Rodriguez, D. Russo, J. M. Martínez, C. Hernández</i>	
HETEROGENEOUS COMPUTING SYSTEMS FOR COMPLEX SCIENTIFIC DISCOVERY WORKFLOWS	13
<i>Christoph Hagleitner, Dionysios Diamantopoulos, Burkhard Ringlein, Constantinos Evangelinos, Charles Johns, Rong N. Chang, Bruce D'Amora, James A. Kahle, James Sexton, Michael Johnston, Edward Pyzer-Knapp, Chris Ward</i>	
MOORE'S LAW AND ICT INNOVATION IN THE ANTHROPOCENE.....	19
<i>David Bol, Thibault Pirson, Rémi Dekimpe</i>	
FEW HINTS TOWARDS MORE SUSTAINABLE AL	25
<i>Marc Duranton</i>	
SCALAR REPLACEMENT IN THE PRESENCE OF MULTIPLE WRITE ACCESSES FOR HIGH-LEVEL SYNTHESIS.....	26
<i>Kenshu Seto</i>	
HOST: HLS OBFUSCATIONS AGAINST SMT ATTACK	32
<i>Chandan Karfa, Tm Abdul Khader, Yom Nigam, Ramanuj Chouksey, Ramesh Karri</i>	
PARAMETRIC THROUGHPUT ORIENTED LARGE INTEGER MULTIPLIERS FOR HIGH LEVEL SYNTHESIS.....	38
<i>Emanuele Vitali, Davide Gadioli, Fabrizio Ferrandi, Gianluca Palermo</i>	
LOCKING THE RE-USABILITY OF BEHAVIORAL IPS: DISCRIMINATING THE SEARCH SPACE THROUGH PARTIAL ENCRYPTIONS	42
<i>Zi Wang, Benjamin Carrion Schafer</i>	
CORRELATED MULTI-OBJECTIVE MULTI-FIDELITY OPTIMIZATION FOR HLS DIRECTIVES DESIGN	46
<i>Qi Sun, Tinghuan Chen, Siting Liu, Jin Miao, Jianli Chen, Hao Yu, Bei Yu</i>	
OPPORTUNISTIC IP BIRTHMARKING USING SIDE EFFECTS OF CODE TRANSFORMATIONS ON HIGH-LEVEL SYNTHESIS.....	52
<i>Hannah Badier, Christian Pilato, Jean-Christophe Le Lann, Philippe Coussy, Guy Gogniat</i>	
ONLINEHD: ROBUST, EFFICIENT, AND SINGLE-PASS ONLINE LEARNING USING HYPERDIMENSIONAL SYSTEM.....	56
<i>Alejandro Hernandez-Cano, Namiko Matsumoto, Eric Ping, Mohsen Imani</i>	
ADAPTIVE GENERATIVE MODELING IN RESOURCE-CONSTRAINED ENVIRONMENTS	62
<i>Jung-Eun Kim, Richard Bradford, Max Del Giudice, Zhong Shao</i>	

OPERATING BEYOND FPGA TOOL LIMITATIONS: NERVOUS SYSTEMS FOR EMBEDDED RUNTIME MANAGEMENT	68
<i>Matthew Rowlings, Andy M. Tyrrell, Martin A. Trefzer</i>	
ADAPTIVE LEARNING BASED BUILDING LOAD PREDICTION FOR MICROGRID ECONOMIC DISPATCH	72
<i>Rumia Masburah, Rajib Lochan Jana, Ainuddin Khan, Shichao Xu, Shuyue Lan, Soumyajit Dey, Qi Zhu</i>	
PERFORMANCE ANALYSIS AND AUTO-TUNING FOR SPARK IN-MEMORY ANALYTICS	76
<i>Dimitra Nikitopoulou, Dimosthenis Masouros, Sotirios Xydis, Dimitrios Soudris</i>	
GLAIVE: GRAPH LEARNING ASSISTED INSTRUCTION VULNERABILITY ESTIMATION	82
<i>Jiajia Jiao, Debjit Pal, Chenhui Deng, Zhiru Zhang</i>	
TRIGON: A SINGLE-PHASE-CLOCKING LOW POWER HARDENED FLIP-FLOP WITH TOLERANCE TO DOUBLE-NODE-UPSET FOR HARSH ENVIRONMENTS APPLICATIONS	88
<i>Yan Li, Jun Han, Xiaoyang Zeng, Mehdi B. Tahoori</i>	
FORSETI: AN EFFICIENT BASIC-BLOCK-LEVEL SENSITIVITY ANALYSIS FRAMEWORK TOWARDS MULTI-BIT FAULTS	94
<i>Jinting Ren, Xianzhang Chen, Duo Liu, Moming Duan, Renping Liu, Chengliang Wang</i>	
MODELING SILICON-PHOTONIC NEURAL NETWORKS UNDER UNCERTAINTIES.....	98
<i>Sanmitra Banerjee, Mahdi Nikdast, Krishnendu Chakrabarty</i>	
ENHANCEMENTS OF MODEL AND METHOD IN LITHOGRAPHY HOTSPOT IDENTIFICATION	102
<i>Xuanyu Huang, Rui Zhang, Yu Huang, Peiyao Wang, Mei Li</i>	
MLCOMP: A METHODOLOGY FOR MACHINE LEARNING-BASED PERFORMANCE ESTIMATION AND ADAPTIVE SELECTION OF PARETO-OPTIMAL COMPILER OPTIMIZATION SEQUENCES	108
<i>Alessio Colucci, Dávid Juhász, Martin Mosbeck, Alberto Marchisio, Semeen Rehman, Manfred Kreuzer, Günther Nadbath, Axel Jantsch, Muhammad Shafique</i>	
DATAFLOW RESTRUCTURING FOR ACTIVE MEMORY REDUCTION IN DEEP NEURAL NETWORKS.....	114
<i>Antonio Cipolletta, Andrea Calimera</i>	
EFFICIENT TENSOR CORES SUPPORT IN TVM FOR LOW-LATENCY DEEP LEARNING.....	120
<i>Wei Sun, Savvas Sioutas, Sander Stuijk, Andrew Nelson, Henk Corporaal</i>	
REDUCING MEMORY ACCESS CONFLICTS WITH LOOP TRANSFORMATION AND DATA REUSE ON COARSE-GRAINED RECONFIGURABLE ARCHITECTURE.....	124
<i>Yuge Chen, Zhongyuan Zhao, Jianfei Jiang, Guanghui He, Zhigang Mao, Weiguang Sheng</i>	
COYOTE: AN OPEN SOURCE SIMULATION TOOL TO ENABLE RISC-V IN HPC.....	130
<i>Boria Perez, Alexander Fell, John D. Davis</i>	
MONT-BLANC 2020: TOWARDS SCALABLE AND POWER EFFICIENT EUROPEAN HPC PROCESSORS.....	136
<i>Adrià Armejach, Bine Brank, Jordi Cortina, François Dolique, Timothy Hayes, Nam Ho, Pierre-Axel Lagadec, Romain Lemaire, Guillem López-Paradís, Laurent Marliac, Miquel Moretó, Pedro Marcuello, Dirk Pleiter, Xubin Tan, Said Derradji</i>	

UNDERSTANDING CHIPLETS TODAY TO ANTICIPATE FUTURE INTEGRATION OPPORTUNITIES AND LIMITS	142
<i>Gabriel H. Loh, Samuel Naffziger, Kevin Lepak</i>	
HETEROGENEOUS 3D ICS: CURRENT STATUS AND FUTURE DIRECTIONS FOR PHYSICAL DESIGN TECHNOLOGIES.....	146
<i>Gauthaman Murali, Sung Kyu Lim</i>	
ADVANCES IN TESTING AND DESIGN-FOR-TEST SOLUTIONS FOR M3D INTEGRATED CIRCUITS.....	152
<i>Sanmitra Banerjee, Arjun Chaudhuri, Shao-Chun Hung, Krishnendu Chakrabarty</i>	
3D++: UNLOCKING THE NEXT GENERATION OF HIGH-PERFORMANCE AND ENERGY-EFFICIENT ARCHITECTURES USING M3D INTEGRATION	158
<i>Biresh Kumar Joardar, Aqeeb Iqbal Arka, Janardhan Rao Doppa, Partha Pratim Pande</i>	
HARDWARE BENCHMARKING OF ROUND 2 CANDIDATES IN THE NIST LIGHTWEIGHT CRYPTOGRAPHY STANDARDIZATION PROCESS	164
<i>Kamyar Mohajerani, Richard Haeussler, Rishub Nagpal, Farnoud Farahmand, Abubakr Abdulgadir, Jens-Peter Kaps, Kris Gaj</i>	
A DEEPER LOOK AT THE ENERGY CONSUMPTION OF LIGHTWEIGHT BLOCK CIPHERS	170
<i>Andrea Caforio, Fatih Balli, Subhadeep Banik, Francesco Regazzoni</i>	
MACHINE LEARNING ASSISTED DIFFERENTIAL DISTINGUISHERS FOR LIGHTWEIGHT CIPHERS	176
<i>Anubhab Baksi, Jakub Breier, Yi Chen, Xiaoyang Dong</i>	
DNFA: DIFFERENTIAL NO-FAULT ANALYSIS OF BIT PERMUTATION BASED CIPHERS ASSISTED BY SIDE-CHANNEL.....	182
<i>Xiaolu Hou, Jakub Breier, Shivam Bhasin</i>	
AS ACCURATE AS NEEDED, AS EFFICIENT AS POSSIBLE: APPROXIMATIONS IN DD-BASED QUANTUM CIRCUIT SIMULATION	188
<i>Stefan Hillmich, Richard Kueng, Igor L. Markov, Robert Wille</i>	
STOCHASTIC QUANTUM CIRCUIT SIMULATION USING DECISION DIAGRAMS.....	194
<i>Thomas Grurl, Richard Kueng, Jürgen Fuß, Robert Wille</i>	
COMBINING SWAPS AND REMOTE TOFFOLI GATES IN THE MAPPING TO IBM QX ARCHITECTURES	200
<i>Philipp Niemann, Chandan Bandyopadhyay, Rolf Drechsler</i>	
AUTOMATIC SCALABLE SYSTEM FOR THE COVERAGE-DIRECTED GENERATION (CDG) PROBLEM.....	206
<i>Raviv Gal, Eldad Haber, Wesam Ibraheem, Brian Irwin, Ziv Nevo, Avi Ziv</i>	
POST SILICON VALIDATION OF THE MMU	212
<i>Tom Kolan, Hillel Mendelson, Vitali Sokhin, Shai Doron, Hernan Theiler, Shay Aviv, Hagai Hadad, Natalia Freidman, Elena Tsanko, John Ludden, Bryant Cockcroft</i>	
AN EFFECTIVE METHODOLOGY FOR INTEGRATING CONCOLIC TESTING WITH SYSTEMC-BASED VIRTUAL PROTOTYPES.....	218
<i>Sören Tempel, Vladimir Herdt, Rolf Drechsler</i>	

A CONTAINERIZED ROS-COMPLIANT VERIFICATION ENVIRONMENT FOR ROBOTIC SYSTEMS.....	222
<i>Stefano Aldegheri, Nicola Bombieri, Samuele Germiniani, Federico Moschin, Graziano Pravadelli</i>	
SIM ² PIM: A FAST METHOD FOR SIMULATING HOST INDEPENDENT & PIM AGNOSTIC DESIGNS	226
<i>Paulo C. Santos, Bruno E. Forlin, Luigi Carro</i>	
COMPACT: FLOW-BASED COMPUTING ON NANOSCALE CROSSBARS WITH MINIMAL SEMIPERIMETER	232
<i>Sven Thijssen, Sumit Kumar Jha, Rickard Ewetz</i>	
SQUEEZELIGHT: TOWARDS SCALABLE OPTICAL NEURAL NETWORKS WITH MULTI-OPERAND RING RESONATORS	238
<i>Jiaqi Gu, Chenghao Feng, Zheng Zhao, Zhoufeng Ying, Mingjie Liu, Ray T. Chen, David Z. Pan</i>	
RECEPTIVE-FIELD AND SWITCH-MATRICES BASED RERAM ACCELERATOR WITH LOW DIGITAL-ANALOG CONVERSION FOR CNNs.....	244
<i>Yingxun Fu, Xun Liu, Jiwu Shu, Zhirong Shen, Shiye Zhang, Jun Wu, Li Ma</i>	
AN ON-CHIP LAYER-WISE TRAINING METHOD FOR RRAM BASED COMPUTING-IN-MEMORY CHIPS.....	248
<i>Yiwen Geng, Bin Gao, Qingtian Zhang, Wenqiang Zhang, Peng Yao, Yue Xi, Yudeng Lin, Junren Chen, Jianshi Tang, Huaqiang Wu, He Qian</i>	
A 3-D LUT DESIGN FOR TRANSIENT ERROR DETECTION VIA INTER-TIER IN-SILICON RADIATION SENSOR.....	252
<i>Sarah Azimi, Corrado De Sio, Luca Sterpone</i>	
RESPONSE TIME ANALYSIS OF LAZY ROUND ROBIN.....	258
<i>Yue Tang, Nan Guan, Zhiwei Feng, Xu Jiang, Wang Yi</i>	
IMPROVING THE TIMING BEHAVIOUR OF MIXED-CRITICALITY SYSTEMS USING CHEBYSHEV'S THEOREM.....	264
<i>Behnaz Ranjbar, Ali Hoseinghorban, Siva Satyendra Sahoo, Alireza Ejlali, Akash Kumar</i>	
VIRTUAL GANG SCHEDULING OF PARALLEL REAL-TIME TASKS	270
<i>Waqar Ali, Rodolfo Pellizzoni, Heechul Yun</i>	
FUTURE OF HPC: DIVERSIFYING HETEROGENEITY	276
<i>Dejan Milojicic, Paolo Faraboschi, Nicolas Dube, Duncan Roweth</i>	
A DATA CENTER DEMAND RESPONSE POLICY FOR REAL-WORLD WORKLOAD SCENARIOS IN HPC.....	282
<i>Yijia Zhang, Daniel C. Wilson, Ioannis Ch. Paschalidis, Ayse K. Coskun</i>	
ACCELERATING DATA CENTER DECARBONIZATION AND MAXIMIZING RENEWABLE USAGE WITH GRID EDGE SOLUTIONS	288
<i>John Glassmire, Hamideh Bitaraf, Stylianos Papadakis, Alexandre Oudalov</i>	
DISTRIBUTED GRID COMPUTING MANAGER COVERING WASTE HEAT REUSE CONSTRAINTS	294
<i>Rémi Bouzel, Yanik Ngoko, Paul Benoit, Nicolas Sainthéran</i>	

FEFET AND NCFET FOR FUTURE NEURAL NETWORKS: VISIONS AND OPPORTUNITIES	300
<i>Mikail Yayla, Kuan-Hsun Chen, Georgios Zervakis, Jorg Henkel, Jian-Jia Chen, Hussam Amrouch</i>	
EXPLOITING FEFETS VIA CROSS-LAYER DESIGN FROM IN-MEMORY COMPUTING CIRCUITS TO META-LEARNING APPLICATIONS	306
<i>Dayane Reis, Ann Franchesca Laguna, Michael Niemier, Xiaobo Sharon Hu</i>	
FUTURE COMPUTING PLATFORM DESIGN: A CROSS-LAYER DESIGN APPROACH	312
<i>Hsiang-Yun Cheng, Chun-Feng Wu, Christian Hakert, Kuan-Hsun Chen, Yuan-Hao Chang, Jian-Jia Chen, Chia-Lin Yang, Tei-Wei Kuo</i>	
INTELLIGENT ARCHITECTURES FOR INTELLIGENT COMPUTING SYSTEMS.....	318
<i>Onur Mutlu</i>	
FORMAL SYNTHESIS OF ADAPTIVE DROPLET ROUTING FOR MEDA BIOCHIPS	324
<i>Mahmoud Elfar, Tung-Che Liang, Krishnendu Chakrabarty, Miroslav Pajic</i>	
HYGRAPH: ACCELERATING GRAPH PROCESSING WITH HYBRID MEMORY-CENTRIC COMPUTING	330
<i>Minxuan Zhou, Muzhou Li, Mohsen Imani, Tajana Rosing</i>	
GENERIC SAMPLE PREPARATION FOR DIFFERENT MICROFLUIDIC PLATFORMS.....	336
<i>Sudip Poddar, Gerold Fink, Werner Haselmayr, Robert Wille</i>	
RAISE: A RESISTIVE ACCELERATOR FOR SUBJECT-INDEPENDENT EEG SIGNAL CLASSIFICATION.....	340
<i>Fan Chen, Linghao Song, Hai Helen Li, Yiran Chen</i>	
EXACT PHYSICAL DESIGN OF QUANTUM CIRCUITS FOR ION-TRAP-BASED QUANTUM ARCHITECTURES	344
<i>Oliver Keszocze, Naser Mohammadzadeh, Robert Wille</i>	
DOUBLE DQN FOR CHIP-LEVEL SYNTHESIS OF PAPER-BASED DIGITAL MICROFLUIDIC BIOCHIPS	350
<i>Fang-Chi Wu, Jian-De Li, Katherine Shu-Min Li, Sying-Jyan Wang, Tsung-Yi Ho</i>	
PRESERVING SELF-DUALITY DURING LOGIC SYNTHESIS FOR EMERGING RECONFIGURABLE NANOTECHNOLOGIES	354
<i>Shubham Rai, Heinz Riener, Giovanni De Micheli, Akash Kumar</i>	
AUTOSYMMETRY OF INCOMPLETELY SPECIFIED FUNCTIONS	360
<i>Anna Bernasconi, Valentina Ciriani</i>	
SYNTHESIS OF SI CIRCUITS FROM BURST-MODE SPECIFICATIONS	366
<i>Alex Chan, Danil Sokolov, Victor Khomenko, David Lloyd, Alex Yakovlev</i>	
LOW-LATENCY ASYNCHRONOUS LOGIC DESIGN FOR INFERENCE AT THE EDGE.....	370
<i>Adrian Wheeldon, Alex Yakovlev, Rishad Shafik, Jordan Morris</i>	
GOMIL: GLOBAL OPTIMIZATION OF MULTIPLIER BY INTEGER LINEAR PROGRAMMING.....	374
<i>Weihua Xiao, Weikang Qian, Weiqiang Liu</i>	

AN EVENT-DRIVEN SYSTEM-LEVEL NOISE ANALYSIS METHODOLOGY FOR RF SYSTEMS.....	380
<i>Christoph Beyerstedt, Jonas Meier, Fabian Speicher, Ralf Wunderlich, Stefan Heinen</i>	
OPENSERDES: AN OPEN SOURCE PROCESS-PORTABLE ALL-DIGITAL SERIAL LINK	386
<i>Gaurav Kumar K, Baibhab Chatterjee, Shreyas Sen</i>	
CONSTRUCTIVE USE OF PROCESS VARIATIONS: RECONFIGURABLE AND HIGH-RESOLUTION DELAY-LINE	392
<i>Wenhao Wang, Yukui Luo, Xiaolin Xu</i>	
DIGITAL TEST OF ZIGBEE TRANSMITTERS: VALIDATION IN INDUSTRIAL TEST ENVIRONMENT.....	396
<i>Thibault Vayssade, Florence Azais, Laurent Latorre, François Lefèvre</i>	
A QUANTIZATION FRAMEWORK FOR NEURAL NETWORK ADAPTION AT THE EDGE.....	402
<i>Mengyuan Li, Xiaobo Sharon Hu</i>	
TINY-HD: ULTRA-EFFICIENT HYPERDIMENSIONAL COMPUTING ENGINE FOR IOT APPLICATIONS.....	408
<i>Behnam Khaleghi, Hanyang Xu, Justin Morris, Tajana Šimunic Rosing</i>	
RESOLUTION-AWARE DEEP MULTI-VIEW CAMERA SYSTEMS	414
<i>Zeinab Hakimi, Vijaykrishnan Narayanan</i>	
HSCONAS: HARDWARE-SOFTWARE CO-DESIGN OF EFFICIENT DNNS VIA NEURAL ARCHITECTURE SEARCH.....	418
<i>Xiangzhong Luo, Di Liu, Shuo Huai, Weichen Liu</i>	
A VIDEO-BASED FALL DETECTION NETWORK BY SPATIO-TEMPORAL JOINT-POINT MODEL ON EDGE DEVICES.....	422
<i>Ziyi Guan, Shuwei Li, Yuan Cheng, Changhai Man, Wei Mao, Ngai Wong, Hao Yu</i>	
ENABLING AND SUPPORTING CAR-AS-A-SERVICE BY DIGITAL TWIN MODELING AND DEPLOYMENT	428
<i>Charles Steinmetz, Greyce N. Schroeder, Achim Rettberg, Ricardo N. Rodrigues, Carlos Eduardo Pereira</i>	
DIGITAL TWIN EXTENSION WITH EXTRA-FUNCTIONAL PROPERTIES.....	434
<i>Khaled Alamin, Sara Vinco, Massimo Poncino, Nicola Dall'Ora, Enrico Fraccaroli, Davide Quaglia</i>	
COGNITIVE DIGITAL TWIN FOR MANUFACTURING SYSTEMS	440
<i>Mohammad Abdullah Al Faruque, Deepan Muthirayan, Shih-Yuan Yu, Pramod P. Khargonekar</i>	
DYNAMIC FAULT INJECTION INTO DIGITAL TWINS OF SAFETY-CRITICAL SYSTEMS	446
<i>Thomas Markwirth, Roland Jancke, Christoph Sohrmann</i>	
MISSION SPECIFICATION AND EXECUTION OF MULTIDRONE SYSTEMS.....	451
<i>Markus Gutmann, Bernhard Rinner</i>	
PERCEPTION COMPUTING-AWARE CONTROLLER SYNTHESIS FOR AUTONOMOUS SYSTEMS.....	457
<i>Clara Hobbs, Debayan Roy, Parasara Sridhar Duggirala, F. Donelson Smith, Soheil Samii, James H. Anderson, Samarjit Chakraborty</i>	

CLOSED-LOOP APPROACH TO PERCEPTION IN AUTONOMOUS SYSTEM	463
<i>Kruttidipta Samal, Marilyn Wolf, Saibal Mukhopadhyay</i>	
COMPUTING FOR CONTROL AND CONTROL FOR COMPUTING	469
<i>Xinkai Zhang, Justin Bradley</i>	
QSLC: QUANTIZATION-BASED, LOW-ERROR SELECTIVE APPROXIMATION FOR GPUS	475
<i>Sohan Lal, Jan Lucas, Ben Juurlink</i>	
VALUE SIMILARITY EXTENSIONS FOR APPROXIMATE COMPUTING IN GENERAL-PURPOSE PROCESSORS	481
<i>Younghoon Kim, Swagath Venkataramani, Sanchari Sen, Anand Raghunathan</i>	
TRULOOK: A FRAMEWORK FOR CONFIGURABLE GPU APPROXIMATION	487
<i>Ricardo Garcia, Fatemeh Asgarinejad, Behnam Khaleghi, Tajana Rosing, Mohsen Imani</i>	
AXPIKE: INSTRUCTION-LEVEL INJECTION AND EVALUATION OF APPROXIMATE COMPUTING	491
<i>Isaías Felzmann, João Fabrício Filho, Lucas Wanner</i>	
A 1D-CRNN INSPIRED RECONFIGURABLE PROCESSOR FOR NOISE-ROBUST LOW-POWER KEYWORDS RECOGNITION	495
<i>Bo Liu, Zeyu Shen, Lepeng Huang, Yu Gong, Zilong Zhang, Hao Cai</i>	
LSP: COLLECTIVE CROSS-PAGE PREFETCHING FOR NVM	501
<i>Haiyang Pan, Yuhang Liu, Tianyue Lu, Mingyu Chen</i>	
EFFICIENT HARDWARE-ASSISTED OUT-PLACE UPDATE FOR PERSISTENT MEMORY	507
<i>Yifu Deng, Jianhui Yue, Zhiyuan Lu, Yifeng Zhu</i>	
HARDWARE ACCELERATION OF FULLY QUANTIZED BERT FOR EFFICIENT NATURAL LANGUAGE PROCESSING.....	513
<i>Zejian Liu, Gang Li, Jian Cheng</i>	
UNDERSTANDING POWER CONSUMPTION AND RELIABILITY OF HIGH-BANDWIDTH MEMORY WITH VOLTAGE UNDERSCALING.....	517
<i>Seyed Saber Nabavi Larimi, Behzad Salami, Osman S. Unsal, Adrián Cristal Kestelman, Hamid Sarbazi-Azad, Onur Mutlu</i>	
A GPU-ACCELERATED DEEP STEREO- LIDAR FUSION FOR REAL-TIME HIGH-PRECISION DENSE DEPTH SENSING.....	523
<i>Haitao Meng, Chonghao Zhong, Jianfeng Gu, Gang Chen</i>	
SPPS: SECURE POLICY-BASED PUBLISH/SUBSCRIBE SYSTEM FOR V2C COMMUNICATION	529
<i>Mohammad Hamad, Emanuel Regnath, Jan Lauinger, Vassilis Prevelakis, Sebastian Steinhorst</i>	
THERMAL COMFORT AWARE ONLINE ENERGY MANAGEMENT FRAMEWORK FOR A SMART RESIDENTIAL BUILDING	535
<i>Daichi Watari, Itetsu Taniguchi, Francky Catthoor, Charalampos Marantos, Kostas Siozios, Elham Shirazi, Dimitrios Soudris, Takao Onoye</i>	
ONLINE LATENCY MONITORING OF TIME-SENSITIVE EVENT CHAINS IN SAFETY-CRITICAL APPLICATIONS	539
<i>Jonas Peeck, Johannes Schlatow, Rolf Ernst</i>	

INTERMITTENT COMPUTING WITH EFFICIENT STATE BACKUP BY ASYNCHRONOUS DMA.....	543
<i>Wei Zhang, Sonran Liu, Mingsong Lv, Qiulin Chen, Nan Guan</i>	
GRINCH: A CACHE ATTACK AGAINST GIFT LIGHTWEIGHT CIPHER.....	549
<i>Cezar Reinbrecht, Abdullah Aljuffri, Said Hamdioui, Mottaqiallah Taouil, Johanna Sepúlveda</i>	
BLIND SIDE-CHANNEL SIFA.....	555
<i>Melissa Azouaoui, Kostas Papagiannopoulos, Dominik Zürner</i>	
FEEDING THREE BIRDS WITH ONE SCONE: A GENERIC DUPLICATION BASED COUNTERMEASURE TO FAULT ATTACKS.....	561
<i>Anubhab Baksi, Shivam Bhasin, Jakub Breier, Anupam Chattopadhyay, Vinay B. Y. Kumar</i>	
SIDE-CHANNEL ATTACK ON RAINBOW POST-QUANTUM SIGNATURE.....	565
<i>David Pokorný, Petr Socha, Martin Novotný</i>	
PATRON: A PRAGMATIC APPROACH FOR ENCODING LASER FAULT INJECTION RESISTANT FSMS.....	569
<i>Muhtadi Choudhury, Domenic Forte, Shahin Tajik</i>	
AN IMPROVED STBP FOR TRAINING HIGH-ACCURACY AND LOW-SPIKE-COUNT SPIKING NEURAL NETWORKS.....	575
<i>Pai-Yu Tan, Cheng-Wen Wu, Juin-Ming Lu</i>	
HYBRID ANALOG-SPIKING LONG SHORT-TERM MEMORY FOR ENERGY EFFICIENT COMPUTING ON EDGE DEVICES.....	581
<i>Wachirawit Ponghiran, Kaushik Roy</i>	
BLOOMCA: A MEMORY EFFICIENT RESERVOIR COMPUTING HARDWARE IMPLEMENTATION USING CELLULAR AUTOMATA AND ENSEMBLE BLOOM FILTER.....	587
<i>Dehua Liang, Masanori Hashimoto, Hiromitsu Awano</i>	
PAIRED TRAINING FRAMEWORK FOR TIME-CONSTRAINED LEARNING.....	591
<i>Jung-Eun Kim, Richard Bradford, Max Del Giudice, Zhong Shao</i>	
MACHINE LEARNING BASED REAL-TIME INDUSTRIAL BIN-PICKING: HYBRID AND DEEP LEARNING APPROACHES.....	597
<i>Sukhan Lee, Soojin Lee</i>	
IMAGE ANALYTICS AND MACHINE LEARNING FOR IN-SITU DEFECTS DETECTION IN ADDITIVE MANUFACTURING.....	603
<i>Davide Cannizzaro, Antonio Giuseppe Varrella, Stefano Paradiso, Roberta Sampieri, Enrico Macii, Edoardo Patti, Santa Di Cataldo</i>	
STRENGTHENING DIGITAL TWIN APPLICATIONS BASED ON MACHINE LEARNING FOR COMPLEX EQUIPMENT.....	609
<i>Zijie Ren, Jiafu Wan</i>	
ARTIFICIAL INTELLIGENCE FOR MASS SPECTROMETRY AND NUCLEAR MAGNETIC RESONANCE SPECTROSCOPY.....	615
<i>Florian Fricke, Safdar Mahmood, Javier Hoffmann, Marcelo Brandalero, Sascha Liehr, Simon Kern, Klas Meyer, Stefan Kowarik, Stephan Westerdick, Michael Maiwald, Michael Hübner</i>	

SCRAMBLE CACHE: AN EFFICIENT CACHE ARCHITECTURE FOR RANDOMIZED SET PERMUTATION	621
<i>Amine Jaamoum, Thomas Hiscock, Giorgio Di Natale</i>	
MICROARCHITECTURAL TIMING CHANNELS AND THEIR PREVENTION ON AN OPEN-SOURCE 64-BIT RISC-V CORE.....	627
<i>Nils Wistoff, Moritz Schneider, Frank K. Gürkaynak, Luca Benini, Gernot Heiser</i>	
EXPLORING MICRO-ARCHITECTURAL SIDE-CHANNEL LEAKAGES THROUGH STATISTICAL TESTING	633
<i>Sarani Bhattacharya, Ingrid Verbauwhede</i>	
SECLUSIVE CACHE HIERARCHY FOR MITIGATING CROSS-CORE CACHE AND COHERENCE DIRECTORY ATTACKS	637
<i>Vishal Gupta, Vinod Ganesan, Biswabandan Panda</i>	
TINY-CFA: MINIMALISTIC CONTROL-FLOW ATTESTATION USING VERIFIED PROOFS OF EXECUTION	641
<i>Ivan De Oliveira Nunes, Sashidhar Jakkamsetti, Gene Tsudik</i>	
TOWARDS A FIRMWARE TPM ON RISC-V	647
<i>Marouene Boubakri, Fausto Chiatante, Belhassen Zouari</i>	
FUSECONV: FULLY SEPARABLE CONVOLUTIONS FOR FAST INFERENCE ON SYSTOLIC ARRAYS.....	651
<i>Surya Selvam, Vinod Ganesan, Pratyush Kumar</i>	
HESA: HETEROGENEOUS SYSTOLIC ARRAY ARCHITECTURE FOR COMPACT CNNs HARDWARE ACCELERATORS.....	657
<i>Rui Xu, Sheng Ma, Yaohua Wang, Yang Guo</i>	
SPRITE: SPARSITY-AWARE NEURAL PROCESSING UNIT WITH CONSTANT PROBABILITY OF INDEX-MATCHING	663
<i>Sungju Ryu, Youngtaek Oh, Taesu Kim, Daehyun Ahn, Jae-Joon Kim</i>	
HARDWARE-SOFTWARE CODESIGN OF WEIGHT RESHAPING AND SYSTOLIC ARRAY MULTIPLEXING FOR EFFICIENT CNNs	667
<i>Jingyao Zhang, Huaxi Gu, Grace Li Zhang, Bing Li, Ulf Schlichtmann</i>	
MARGIN-MAXIMIZATION IN BINARIZED NEURAL NETWORKS FOR OPTIMIZING BIT ERROR TOLERANCE.....	673
<i>Sebastian Buschjäger, Jian-Jia Chen, Kuan-Hsun Chen, Mario Günzel, Christian Hakert, Katharina Morik, Rodion Novkin, Lukas Pfahler, Mikail Yayla</i>	
KNOWLEDGE DISTILLATION AND GRADIENT ESTIMATION FOR ACTIVE ERROR COMPENSATION IN APPROXIMATE NEURAL NETWORKS	679
<i>Cecilia De La Parra, Xuyi Wu, Andre Guntoro, Akash Kumar</i>	
APPROXIMATE COMPUTATION OF POST-SYNAPTIC SPIKES REDUCES BANDWIDTH TO SYNAPTIC STORAGE IN A MODEL OF CORTEX.....	685
<i>Dimitrios Stathis, Yu Yang, Ahmed Hemani, Anders Lansner</i>	
GEO: GENERATION AND EXECUTION OPTIMIZED STOCHASTIC COMPUTING ACCELERATOR FOR NEURAL NETWORKS	689
<i>Tianmu Li, Wojciech Romaszkan, Sudhakar Pamarti, Puneet Gupta</i>	

A FAIRNESS CONSCIOUS CACHE REPLACEMENT POLICY FOR LAST LEVEL CACHE	695
<i>Kousik Kumar Dutta, Prathamesh Nitin Tanksale, Shirshendu Das</i>	
MEMPOOL: A SHARED-L1 MEMORY MANY-CORE CLUSTER WITH A LOW-LATENCY INTERCONNECT	701
<i>Matheus Cavalcante, Samuel Riedel, Antonio Pullini, Luca Benini</i>	
MEMORY HIERARCHY CALIBRATION BASED ON REAL HARDWARE IN-ORDER CORES FOR ACCURATE SIMULATION	707
<i>Quentin Huppert, Timon Evenblij, Manu Perumkunnil, Francky Catthoor, Lionel Torres, David Novo</i>	
SRAM ARRAYS WITH BUILT-IN PARITY COMPUTATION FOR REAL-TIME ERROR DETECTION IN CACHE TAG ARRAYS.....	711
<i>Ramon Canal, Yiannakis Sazeides, Arkady Bramnik</i>	
COMPARISON OF GPU COMPUTING METHODOLOGIES FOR SAFETY-CRITICAL SYSTEMS: AN AVIONICS CASE STUDY.....	717
<i>Marc Benito, Matina Maria Trompouki, Leonidas Kosmidis, Juan David Garcia, Sergio Carretero, Ken Wenger</i>	
VERIFYING THE CONFORMANCE OF A DRIVER IMPLEMENTATION TO THE VIRTIO SPECIFICATION	719
<i>Matias Vara Larsen</i>	
PROCESS-PORTABLE AND PROGRAMMABLE LAYOUT GENERATION OF DIGITAL CIRCUITS IN ADVANCED DRAM TECHNOLOGIES	721
<i>Youngbog Yoon, Daeyong Han, Shinho Chu, Sangho Lee, Jaeduk Han, Junhyun Chun</i>	
HYDREA: TOWARDS MORE ROBUST AND EFFICIENT MACHINE LEARNING SYSTEMS WITH HYPERDIMENSIONAL COMPUTING	723
<i>Justin Morris, Kazim Ergun, Behnam Khaleghi, Mohsen Imani, Baris Aksanli, Tajana Rosing</i>	
DNN-LIFE: AN ENERGY-EFFICIENT AGING MITIGATION FRAMEWORK FOR IMPROVING THE LIFETIME OF ON-CHIP WEIGHT MEMORIES IN DEEP NEURAL NETWORK HARDWARE ARCHITECTURES.....	729
<i>Muhammad Abdullah Hanif, Muhammad Shafique</i>	
WISER: DEEP NEURAL NETWORK WEIGHT-BIT INVERSION FOR STATE ERROR REDUCTION IN MLC NAND FLASH	735
<i>Jaehun Jang, Jong Hwan Ko</i>	
OR-ML: ENHANCING RELIABILITY FOR MACHINE LEARNING ACCELERATOR WITH OPPORTUNISTIC REDUNDANCY	739
<i>Bo Dong, Zheng Wang, Wenxuan Chen, Chao Chen, Yongkui Yang, Zhibin Yu</i>	
NEURON FAULT TOLERANCE IN SPIKING NEURAL NETWORKS	743
<i>Theofilos Spyrou, Sarah A. El-Sayed, Engin Afacan, Luis A. Camuñas-Mesa, Bernabé Linares-Barranco, Haralampos-G. Stratigopoulos</i>	
EFFICIENT RUN-TIME ENVIRONMENTS FOR SYSTEM-LEVEL LET PROGRAMMING.....	749
<i>Kai-Björn Gemlau, Leonie Köhler, Rolf Ernst</i>	
MANAGING VARIABILITY AND REUSE OF EXTRA-FUNCTIONAL CONTROL SOFTWARE IN CPPS	755
<i>Birgit Vogel-Heuser, Juliane Fischer, Dieter Hess, Eva-Maria Neumann, Marcus Würr</i>	

QUANTUM COMPUTING WITH CMOS TECHNOLOGY	761
<i>M. Fernando Gonzalez-Zalba</i>	
STRUCTURED OPTIMIZED ARCHITECTING OF FULL-STACK QUANTUM SYSTEMS IN THE NISQ ERA	762
<i>Carmen G. Almudever, Eduard Alarcon</i>	
VISUALIZING DECISION DIAGRAMS FOR QUANTUM COMPUTING (SPECIAL SESSION SUMMARY)	768
<i>Robert Wille, Lukas Burgholzer, Michael Artner</i>	
SECURING DEEP SPIKING NEURAL NETWORKS AGAINST ADVERSARIAL ATTACKS THROUGH INHERENT STRUCTURAL PARAMETERS	774
<i>Rida El-Allami, Alberto Marchisio, Muhammad Shafique, Ihsen Alouani</i>	
GNNUNLOCK: GRAPH NEURAL NETWORKS-BASED ORACLE-LESS UNLOCKING SCHEME FOR PROVABLY SECURE LOGIC LOCKING	780
<i>Lilas Alrahis, Satwik Patnaik, Faiq Khalid, Muhammad Abdullah Hanif, Hani Saleh, Muhammad Shafique, Ozgur Sinanoglu</i>	
RUNTIME FAULT INJECTION DETECTION FOR FPGA-BASED DNN EXECUTION USING SIAMESE PATH VERIFICATION	786
<i>Xianglong Feng, Mengmei Ye, Ke Xia, Sheng Wei</i>	
RADAR: RUN-TIME ADVERSARIAL WEIGHT ATTACK DETECTION AND ACCURACY RECOVERY	790
<i>Jingtao Li, Adnan Siraj Rakin, Zhezhi He, Deliang Fan, Chaitali Chakrabarti</i>	
PTIERDB: BUILDING BETTER READ-WRITE COST BALANCED KEY-VALUE STORES FOR SMALL DATA ON SSD	796
<i>Li Liu, Ke Zhou</i>	
SW-WAL: LEVERAGING ADDRESS REMAPPING OF SSDS TO ACHIEVE SINGLE-WRITE WRITE-AHEAD LOGGING	802
<i>Qiulin Wu, You Zhou, Fei Wu, Ke Wang, Hao Lv, Jiguang Wan, Changsheng Xie</i>	
M2H: OPTIMIZING F2FS VIA MULTI-LOG DELAYED WRITING AND MODIFIED SEGMENT CLEANING BASED ON DYNAMICALLY IDENTIFIED HOTNESS	808
<i>Lihua Yang, Zhipeng Tan, Fang Wang, Shiyun Tu, Jicheng Shao</i>	
CHARACTERIZING AND OPTIMIZING EDA FLOWS FOR THE CLOUD	812
<i>Abdelrahman Hosny, Sherief Reda</i>	
AUTOMATED SYNTHESIS OF PREDICTABLE AND HIGH-PERFORMANCE CACHE COHERENCE PROTOCOLS	816
<i>Anirudh Mohan Kaushik, Hiren Patel</i>	
FPGA ACCELERATION OF PROTEIN BACK-TRANSLATION AND ALIGNMENT	822
<i>Sahand Salamat, Jaeyoung Kang, Yeseong Kim, Mohsen Imani, Niema Moshiri, Tajana Rosing</i>	
FPGA ARCHITECTURES FOR APPROXIMATE DENSE SLAM COMPUTING	828
<i>Maria Rafaela Gkeka, Alexandros Patras, Christos D. Antonopoulos, Spyros Lalis, Nikolaos Bellas</i>	

HETEROKV: A SCALABLE LINE-RATE KEY-VALUE STORE ON HETEROGENEOUS CPU-FPGA PLATFORMS	834
<i>Haichang Yang, Zhaoshi Li, Jiawei Wang, Shouyi Yin, Shaojun Wei, Leibo Liu</i>	
MUX GRANULARITY ORIENTED ITERATIVE TECHNOLOGY MAPPING FOR IMPLEMENTING COMPUTE-INTENSIVE APPLICATIONS ON VIA-SWITCH FPGA	838
<i>Takashi Imagawa, Jaehoon Yu, Masanori Hashimoto, Hiroyuki Ochi</i>	
LAP: A LIGHTWEIGHT AUTOMATA PROCESSOR FOR PATTERN MATCHING TASKS	844
<i>Haojun Xia, Lei Gong, Chao Wang, Xianglan Chen, Xuehai Zhou</i>	
MANIHD: EFFICIENT HYPER-DIMENSIONAL LEARNING USING MANIFOLD TRAINABLE ENCODER.....	850
<i>Zhuowen Zou, Yeseong Kim, M. Hassan Najafi, Mohsen Imani</i>	
MAPPING BINARY RESNETS ON COMPUTING-IN-MEMORY HARDWARE WITH LOW- BIT ADCS.....	856
<i>Yulhwa Kim, Hyungjun Kim, Jihoon Park, Hyunmyung Oh, Jae-Joon Kim</i>	
A MODEL-BASED DESIGN FLOW FOR ASYNCHRONOUS IMPLEMENTATIONS FROM SYNCHRONOUS SPECIFICATIONS.....	862
<i>Yu Bai, Omair Rafique, Klaus Schneider</i>	
SURVIVING TRANSIENT POWER FAILURES WITH SRAM DATA RETENTION	868
<i>Songran Liu, Wei Zhang, Mingsong Lv, Qiulin Chen, Nan Guan</i>	
RISC-V FOR REAL-TIME MCUS - SOFTWARE OPTIMIZATION AND MICROARCHITECTURAL GAP ANALYSIS	874
<i>Robert Balas, Luca Benini</i>	
SOURCE CODE CLASSIFICATION FOR ENERGY EFFICIENCY IN PARALLEL ULTRA LOW-POWER MICROCONTROLLERS	878
<i>Emanuele Parisi, Francesco Barchi, Andrea Bartolini, Giuseppe Tagliavini, Andrea Acquaviva</i>	
EFFICIENCY-DRIVEN HARDWARE OPTIMIZATION FOR ADVERSARIALLY ROBUST NEURAL NETWORKS.....	884
<i>Abhiroop Bhattacharjee, Abhishek Moitra, Priyadarshini Panda</i>	
COMPUTE-IN-MEMORY UPSIDE DOWN: A LEARNING OPERATOR CO-DESIGN PERSPECTIVE FOR SCALABILITY	890
<i>Shamma Nasrin, Priyesh Shukla, Shruthi Jaisimha, Amit Ranjan Trivedi</i>	
RELIABLE EDGE INTELLIGENCE IN UNRELIABLE ENVIRONMENT	896
<i>Minah Lee, Xueyuan She, Biswadeep Chakraborty, Saurabh Dash, Burhan Mudassar, Saibal Mukhopadhyay</i>	
EXPLORING SPIKE-BASED LEARNING FOR NEUROMORPHIC COMPUTING: PROSPECTS AND PERSPECTIVES	902
<i>Nitin Rathi, Amogh Agrawal, Chankyu Lee, Adarsh Kumar Kosta, Kaushik Roy</i>	
A LOW-COST FSM-BASED BIT-STREAM GENERATOR FOR LOW-DISCREPANCY STOCHASTIC COMPUTING.....	908
<i>Sina Asadi, M. Hassan Najafi, Mohsen Imani</i>	

PRINTED STOCHASTIC COMPUTING NEURAL NETWORKS	914
<i>Dennis D. Weller, Nathaniel Bleier, Michael Hefenbrock, Jasmin Aghassi-Hagmann, Michael Beigl, Rakesh Kumar, Mehdi B. Tahoori</i>	
WORKLOAD-AWARE APPROXIMATE COMPUTING CONFIGURATION	920
<i>Dongning Ma, Rahul Thapa, Xingjian Wang, Xun Jiao, Cong Hao</i>	
TINYADC: PERIPHERAL CIRCUIT-AWARE WEIGHT PRUNING FRAMEWORK FOR MIXED-SIGNAL DNN ACCELERATORS	926
<i>Geng Yuan, Payman Behnam, Yuxuan Cai, Ali Shafiee, Jingyan Fu, Zhiheng Liao, Zhengang Li, Xiaolong Ma, Jieren Deng, Jinhui Wang, Mahdi Bojnordi, Yanzhi Wang, Caiwen Ding</i>	
A RUNTIME RECONFIGURABLE DESIGN OF COMPUTE-IN-MEMORY BASED HARDWARE ACCELERATOR	932
<i>Anni Lu, Xiaochen Peng, Yandong Luo, Shanshi Huang, Shimeng Yu</i>	
A CASE FOR EMERGING MEMORIES IN DNN ACCELERATORS	938
<i>Avilash Mukherjee, Kumar Saurav, Prashant Nair, Sudip Shekhar, Mieszko Lis</i>	
MODELING AND OPTIMIZATION OF SRAM-BASED IN-MEMORY COMPUTING HARDWARE DESIGN	942
<i>Jyotishman Saikia, Shihui Yin, Sai Kiran Cherupally, Bo Zhang, Jian Meng, Mingoo Seok, Jae-Sun Seo</i>	
FAN-OUT OF 2 TRIANGLE SHAPE SPIN WAVE LOGIC GATES.....	948
<i>Abdulqader Mahmoud, Christoph Adelman, Frederic Vanderveken, Sorin Cotofana, Florin Ciubotaru, Said Hamdioui</i>	
TOWARDS AQFP-CAPABLE PHYSICAL DESIGN AUTOMATION.....	954
<i>Hongjia Li, Mengshu Sun, Tianyun Zhang, Olivia Chen, Nobuyuki Yoshikawa, Bei Yu, Yanzhi Wang, Yibo Lin</i>	
IMPLEMENTATION OF A MEMS RESONATOR-BASED DIGITAL TO FREQUENCY CONVERTER USING ARTIFICIAL NEURAL NETWORKS.....	960
<i>Xuecui Zou, Sally Ahmed, Hossein Fariborzi</i>	
COMPILATION FLOW FOR CLASSICALLY DEFINED QUANTUM OPERATIONS.....	964
<i>Bruno Schmitt, Ali Javadi-Abhari, Giovanni De Micheli</i>	
CIRCUIT MODELS FOR THE CO-SIMULATION OF SUPERCONDUCTING QUANTUM COMPUTING SYSTEMS	968
<i>Rohith Acharya, Fahd A. Mohiyaddin, Anton Potocnik, Kristiaan De Greve, Bogdan Govoreanu, Iuliana P. Radu, Georges Gielen, Francky Catthoor</i>	
TOWARDS AUTOMATIC DESIGN AND VERIFICATION FOR LEVEL 3 OF THE EUROPEAN TRAIN CONTROL SYSTEM.....	974
<i>Robert Wille, Tom Peham, Judith Przigoda, Nils Przigoda</i>	
MODELING AND ANALYSIS FOR ENERGY-DRIVEN COMPUTING USING STATISTICAL MODEL-CHECKING.....	980
<i>Abdoulaye Gamatié, Gilles Sassatelli, Marius Mikucionis</i>	
BLENDER: A TRAFFIC-AWARE CONTAINER PLACEMENT FOR CONTAINERIZED DATA CENTERS	986
<i>Zhaorui Wu, Yuhui Deng, Hao Feng, Yi Zhou, Geyong Min</i>	

SC4MEC: AUTOMATED IMPLEMENTATION OF A SECURE HIERARCHICAL CALCULUS FOR MOBILE EDGE COMPUTING.....	990
<i>Jiaqi Yin, Huibiao Zhu, Yuan Fei</i>	
NOC PERFORMANCE MODEL FOR EFFICIENT NETWORK LATENCY ESTIMATION.....	994
<i>Oumaima Matoussi</i>	
MAKING OBFUSCATED PUF'S SECURE AGAINST POWER SIDE-CHANNEL BASED MODELING ATTACKS	1000
<i>Trevor Kroeger, Wei Cheng, Sylvain Guilley, Jean-Luc Danger, Nazhmeh Karimi</i>	
AUTOMATED MASKING OF SOFTWARE IMPLEMENTATIONS ON INDUSTRIAL MICROCONTROLLERS	1006
<i>Arnold Abromeit, Florian Bache, Leon A. Becker, Marc Gourjon, Tim Güneysu, Sabrina Jorn, Amir Moradi, Maximilian Ortl, Falk Schellenberg</i>	
STEALTHY LOGIC MISUSE FOR POWER ANALYSIS ATTACKS IN MULTI-TENANT FPGAS	1012
<i>Dennis R. E. Gnad, Vincent Meyers, Nguyen Minh Dang, Falk Schellenberg, Amir Moradi, Mehdi B. Tahoori</i>	
ENHANCED DETECTION RANGE FOR EM SIDE-CHANNEL ATTACK PROBES UTILIZING CO-PLANAR CAPACITIVE ASYMMETRY SENSING.....	1016
<i>Dong-Hyun Seo, Mayukh Nath, Debayan Das, Santosh Ghosh, Shreyas Sen</i>	
A HARDWARE ACCELERATOR FOR POLYNOMIAL MULTIPLICATION OPERATION OF CRYSTALS-KYBER PQC SCHEME.....	1020
<i>Ferhat Yarman, Ahmet Can Mert, Erdinç Öztürk, ErKay Savas</i>	
LOGIC SYNTHESIS MEETS MACHINE LEARNING: TRADING EXACTNESS FOR GENERALIZATION	1026
<i>Shubham Rai, Walter Lau Neto, Yukio Miyasaka, Xinpei Zhang, Mingfei Yu, Qingyang Yi, Masahiro Fujita, Guilherme B. Manske, Matheus F. Pontes, Leomar S. Da Rosa, Marilton S. De Aguiar, Paulo F. Butzen, Po-Chun Chien, Yu-Shan Huang, Hoa-Ren Wang, Jie-Hong R. Jiang, Jiaqi Gu, Zheng Zhao, Zixuan Jiang, David Z. Pan, Brunno A. De Abreu, Isac De Souza Campos, Augusto Berndt, Cristina Meinhardt, Jonata T. Carvalho, Mateus Grellert, Sergio Bampi, Aditya Lohana, Akash Kumar, Wei Zeng, Azadeh Davoodi, Rasit O. Topaloglu, Yuan Zhou, Jordan Dotzel, Yichi Zhang, Hanyu Wang, Zhiru Zhang, Valerio Tenace, Pierre-Emmanuel Gaillardon, Alan Mishchenko, Satrajit Chatterjee</i>	
LOGIC SYNTHESIS FOR GENERALIZATION AND LEARNING ADDITION.....	1032
<i>Yukio Miyasaka, Xinpei Zhang, Mingfei Yu, Qingyang Yi, Masahiro Fujita</i>	
ESPRESSO-GPU: BLAZINGLY FAST TWO-LEVEL LOGIC MINIMIZATION	1038
<i>Hitarth Kanakia, Mahdi Nazemi, Arash Fayyazi, Massoud Pedram</i>	
FROM BOOLEAN FUNCTIONS TO QUANTUM CIRCUITS: A SCALABLE QUANTUM COMPILATION FLOW IN C++	1044
<i>Bruno Schmitt, Fereshte Mozafari, Giulia Meuli, Heinz Riener, Giovanni De Micheli</i>	
A RESOURCE ESTIMATION AND VERIFICATION WORKFLOW IN Q# SPECIAL SESSION PAPER	1050
<i>Mathias Soeken, Mariia Mykhailova, Vadym Kliuchnikov, Christopher Granade, Alexander Vaschillo</i>	

HIQ-PROJECTQ: TOWARDS USER-FRIENDLY AND HIGH-PERFORMANCE QUANTUM COMPUTING ON GPUS	1056
<i>Damien Nguyen, Dmitry Mikushin, Yung Man-Hong</i>	
O ² NN: OPTICAL NEURAL NETWORKS WITH DIFFERENTIAL DETECTION-ENABLED OPTICAL OPERANDS	1062
<i>Jiaqi Gu, Zheng Zhao, Chenghao Feng, Zhoufeng Ying, Ray T. Chen, David Z. Pan</i>	
AN EFFICIENT PROGRAMMING FRAMEWORK FOR MEMRISTOR-BASED NEUROMORPHIC COMPUTING	1068
<i>Grace Li Zhang, Bing Li, Xing Huang, Chen Shen, Shuhang Zhang, Florin Burcea, Helmut Graeb, Tsung-Yi Ho, Hai Li, Ulf Schlichtmann</i>	
EFFICIENT IDENTIFICATION OF CRITICAL FAULTS IN MEMRISTOR CROSSBARS FOR DEEP NEURAL NETWORKS.....	1074
<i>Ching-Yuan Chen, Krishnendu Chakrabarty</i>	
DIGITAL OFFSET FOR RRAM-BASED NEUROMORPHIC COMPUTING: A NOVEL SOLUTION TO CONQUER CYCLE-TO-CYCLE VARIATION.....	1078
<i>Ziqi Meng, Weikang Qian, Yilong Zhao, Yanan Sun, Rui Yang, Li Jiang</i>	
IN-MEMORY NEAREST NEIGHBOR SEARCH WITH FEFET MULTI-BIT CONTENT-ADDRESSABLE MEMORIES	1084
<i>Arman Kazemi, Mohammad Mehdi Sharifi, Ann Franchesca Laguna, Franz Müller, Ramin Rajaei, Ricardo Olivo, Thomas Kämpfe, Michael Niemier, X. Sharon Hu</i>	
ENERGY-AWARE DESIGNS OF FERROELECTRIC TERNARY CONTENT ADDRESSABLE MEMORY	1090
<i>Yu Qian, Zhenhao Fan, Haoran Wang, Chao Li, Mohsen Imani, Kai Ni, Grace Li Zhang, Bing Li, Ulf Schlichtmann, Cheng Zhuo, Xunzhao Yin</i>	
BLOCK ATTRIBUTE-AWARE DATA REALLOCATION TO ALLEVIATE READ DISTURB IN SSDS	1096
<i>Mingwang Zhao, Jun Li, Zhigang Cai, Jianwei Liao, Yuanquan Shi</i>	
DYNAMIC TERNARY CONTENT-ADDRESSABLE MEMORY IS INDEED PROMISING: DESIGN AND BENCHMARKING USING NANOELECTROMECHANICAL RELAYS	1100
<i>Hongtao Zhong, Shengjie Cao, Huazhong Yang, Xueqing Li</i>	
IMPROVING THE ENERGY EFFICIENCY OF STT-MRAM BASED APPROXIMATE CACHE.....	1104
<i>Wei Zhao, Wei Tong, Dan Feng, Jingning Liu, Zhangyu Chen, Jie Xu, Bing Wu, Chengning Wang, Bo Liu</i>	
VERIFYING DIVIDERS USING SYMBOLIC COMPUTER ALGEBRA AND DON'T CARE OPTIMIZATION	1110
<i>Christoph Scholl, Alexander Konrad, Alireza Mahzoon, Daniel Große, Rolf Drechsler</i>	
ICP AND IC3.....	1116
<i>Karsten Scheibler, Felix Winterer, Tobias Seufert, Tino Teige, Christoph Scholl, Bernd Becker</i>	
OPTIMIZING BINARY DECISION DIAGRAMS FOR INTERPRETABLE MACHINE LEARNING CLASSIFICATION	1122
<i>Gianpiero Cabodi, Paolo E. Camurati, Alexey Ignatiev, Joao Marques-Silva, Marco Palena, Paolo Pasini</i>	

BOFT: EXPLOITABLE BUFFER OVERFLOW DETECTION BY INFORMATION FLOW TRACKING	1126
<i>Muhammad Monir Hossain, Farimah Farahmandi, Mark Tehranipoor, Fahim Rahman</i>	
LEVERAGING PROCESSOR MODELING AND VERIFICATION FOR GENERAL HARDWARE MODULES.....	1130
<i>Yue Xing, Huaixi Lu, Aarti Gupta, Sharad Malik</i>	
DUETTO: LATENCY GUARANTEES AT MINIMAL PERFORMANCE COST	1136
<i>Reza Mirosanlou, Mohamed Hassan, Rodolfo Pellizzoni</i>	
VPROFILE: VOLTAGE-BASED ANOMALY DETECTION IN CONTROLLER AREA NETWORKS.....	1142
<i>Nathan Liu, Carlos Moreno, Murray Dunne, Sebastian Fischmeister</i>	
MODELING, IMPLEMENTATION, AND ANALYSIS OF XRCE-DDS APPLICATIONS IN DISTRIBUTED MULTI-PROCESSOR REAL-TIME EMBEDDED SYSTEMS.....	1148
<i>Saeid Dehnavi, Dip Goswami, Martijn Koedam, Andrew Nelson, Kees Goossens</i>	
ANALYZING MEMORY INTERFERENCE OF FPGA ACCELERATORS ON MULTICORE HOSTS IN HETEROGENEOUS RECONFIGURABLE SOCS	1152
<i>Maxim Mattheeuws, Björn Forsberg, Andreas Kurth, Luca Benini</i>	
FLEXIBLE CACHE PARTITIONING FOR MULTI-MODE REAL-TIME SYSTEMS	1156
<i>Ohchul Kwon, Gero Schwäricke, Tomasz Kloda, Denis Hoornaert, Giovanni Gracioli, Marco Caccamo</i>	
EMPIRICAL EVIDENCE FOR MPSOCS IN CRITICAL SYSTEMS: THE CASE OF NXP'S T2080 CACHE COHERENCE	1162
<i>Roger Pujol, Hamid Tabani, Jaume Abella, Mohamed Hassan, Francisco J. Cazorla</i>	
FA-SAT: FAULT-AIDED SAT-BASED ATTACK ON COMPOUND LOGIC LOCKING TECHNIQUES.....	1166
<i>Nimisha Limaye, Satwik Patnaik, Ozgur Sinanoglu</i>	
A COGNITIVE SAT TO SAT-HARD CLAUSE TRANSLATION-BASED LOGIC OBFUSCATION.....	1172
<i>Rakibul Hassan, Gaurav Kohle, Setareh Rafatirad, Houman Homayoun, Sai Manoj Pudukotai Dinakarao</i>	
SEQUENTIAL LOGIC ENCRYPTION AGAINST MODEL CHECKING ATTACK.....	1178
<i>Amin Rezaei, Hai Zhou</i>	
RISK-AWARE COST-EFFECTIVE DESIGN METHODOLOGY FOR INTEGRATED CIRCUIT LOCKING.....	1182
<i>Yinghua Hu, Kaixin Yang, Subhajt Dutta Chowdhury, Pierluigi Nuzzo</i>	
HARDWARE REDACTION VIA DESIGNER-DIRECTED FINE-GRAINED EFPGA INSERTION.....	1186
<i>Prashanth Mohan, Oguz Atli, Joseph Sweeney, Onur Kibar, Larry Pileggi, Ken Mai</i>	
HIMAP: FAST AND SCALABLE HIGH-QUALITY MAPPING ON CGRA VIA HIERARCHICAL ABSTRACTION	1192
<i>Dhananiaya Wijerathne, Zhaoying Li, Anuj Pathania, Tulika Mitra, Lothar Thiele</i>	

MG-DMDSE: MULTI-GRANULARITY DOMAIN DESIGN SPACE EXPLORATION CONSIDERING FUNCTION SIMILARITY	1198
<i>Jinghan Zhang, Aly Sultan, Hamed Tabkhi, Gunar Schirner</i>	
FORMULATION OF DESIGN SPACE EXPLORATION PROBLEMS BY COMPOSABLE DESIGN SPACE IDENTIFICATION	1204
<i>Rodolfo Jordão, Ingo Sander, Matthias Becker</i>	
RTL DESIGN FRAMEWORK FOR EMBEDDED PROCESSOR BY USING C++ DESCRIPTION	1208
<i>Eiji Yoshiya, Tomoya Nakanishi, Tsuyoshi Isshiki</i>	
AN ADAPTIVE FRAMEWORK FOR OVERSUBSCRIPTION MANAGEMENT IN CPU-GPU UNIFIED MEMORY	1212
<i>Debashis Ganguly, Rami Melhem, Jun Yang</i>	
PERFORMANCE-DRIVEN ROUTING METHODOLOGY WITH INCREMENTAL PLACEMENT REFINEMENT FOR ANALOG LAYOUT DESIGN.....	1218
<i>Hao-Yu Chi, Han-Chung Chang, Chih-Hsin Yang, Chien-Nan Liu, Jing-Yang Jou</i>	
COMMON-CENTROID LAYOUTS FOR ANALOG CIRCUITS: ADVANTAGES AND LIMITATIONS	1224
<i>Arvind K. Sharma, Meghna Madhusudan, Steven M. Burns, Parijat Mukherjee, Soner Yaldiz, Ramesh Harjani, Sachin S. Sapatnekar</i>	
OPTIMIZED MULTI-MEMRISTOR MODEL BASED LOW ENERGY AND RESILIENT CURRENT-MODE MULTIPLIER DESIGN	1230
<i>Shengqi Yu, Rishad Shafik, Thanasin Bunnam, Kaiyun Chen, Alex Yakovlev</i>	
ANALOG LAYOUT GENERATION USING OPTIMIZED PRIMITIVES	1234
<i>Meghna Madhusudan, Arvind K. Sharma, Yaguang Li, Jiang Hu, Sachin S. Sapatnekar, Ramesh Hajiani</i>	
MARVEL: A VERTICAL RESISTIVE ACCELERATOR FOR LOW-POWER DEEP LEARNING INFERENCE IN MONOLITHIC 3D.....	1240
<i>Fan Chen, Linghao Song, Hai Li, Yiran Chen</i>	
TAP-2.5D: A THERMALLY-AWARE CHIPLLET PLACEMENT METHODOLOGY FOR 2.5D SYSTEMS	1246
<i>Yenai Ma, Leila Delshadtehrani, Cansu Demirkiran, José L. Abellan, Aiav Joshi</i>	
THERMAL-AWARE DESIGN AND MANAGEMENT OF EMBEDDED REAL-TIME SYSTEMS.....	1252
<i>Youngmoon Lee</i>	
PREDICTION OF THERMAL HAZARDS IN A REAL DATACENTER ROOM USING TEMPORAL CONVOLUTIONAL NETWORKS	1256
<i>Mohsen Seyedkazemi Ardebili, Marcello Zanghieri, Alessio Burrello, Francesco Beneventi, Andrea Acquaviva, Luca Benini, Andrea Bartolini</i>	
CRITICAL PATH ISOLATION AND BIT-WIDTH SCALING ARE HIGHLY COMPATIBLE FOR VOLTAGE OVER-SCALABLE DESIGN	1260
<i>Yutaka Masuda, Jun Nagayama, Taiyu Cheng, Tohru Ishihara, Yoichi Momiyama, Masanori Hashimoto</i>	
WATERMARKING OF BEHAVIORAL IPS: A PRACTICAL APPROACH.....	1266
<i>Jianqi Chen, Benjamin Carrion Schafer</i>	

AVRNTRU: LIGHTWEIGHT NTRU-BASED POST-QUANTUM CRYPTOGRAPHY FOR 8-BIT AVR MICROCONTROLLERS.....	1272
<i>Hao Cheng, Johann Großschädl, Peter B. Rønne, Peter Y. A. Ryan</i>	
SEALPK: SEALABLE PROTECTION KEYS FOR RISC-V.....	1278
<i>Leila Delshadtehrani, Sadullah Canakci, Manuel Egele, Ajay Joshi</i>	
REAL-TIME PRIVATE MEMBERSHIP TEST USING HOMOMORPHIC ENCRYPTION.....	1282
<i>Eduardo Chielle, Homer Gamil, Michail Maniatakos</i>	
C-PO: A CONTEXT-BASED APPLICATION-PLACEMENT OPTIMIZATION FOR AUTONOMOUS VEHICLES	1288
<i>Tobias Kain, Hans Tompits, Timo Frederik Horeis, Johannes Heinrich, Julian-Steffen Müller, Fabian Plinke, Hendrik Decke, Marcel Aguirre Mehlhorn</i>	
WORST-CASE FAILOVER TIMING ANALYSIS OF DISTRIBUTED FAIL-OPERATIONAL AUTOMOTIVE APPLICATIONS	1294
<i>Philipp Weiss, Sherif Elsabbahy, Andreas Weichslgartner, Sebastian Steinhorst</i>	
DECENTRALIZED AUTONOMOUS ARCHITECTURE FOR RESILIENT CYBER-PHYSICAL PRODUCTION SYSTEMS	1300
<i>Laurin Prenzel, Sebastian Steinhorst</i>	
ANOMALY DETECTION AND CLASSIFICATION TO ENABLE SELF-EXPLAINABILITY OF AUTONOMOUS SYSTEMS.....	1304
<i>Florian Ziesche, Verena Klös, Sabine Glesner</i>	
PROVABLY-ROBUST RUNTIME MONITORING OF NEURON ACTIVATION PATTERNS.....	1310
<i>Chih-Hong Cheng</i>	
GPU4S: MAJOR PROJECT OUTCOMES, LESSONS LEARNT AND WAY FORWARD.....	1314
<i>Leonidas Kosmidis, Iván Rodríguez, Alvaro Jover-Alvarez, Sergi Alcaide, Jérôme Lachaize, Olivier Notebaert, Antoine Certain, David Steenari</i>	
EVEREST: A DESIGN ENVIRONMENT FOR EXTREME-SCALE BIG DATA ANALYTICS ON HETEROGENEOUS PLATFORMS.....	1320
<i>Christian Pilato, Stanislav Bohm, Fabien Brocheton, Jeronimo Castrillon, Riccardo Cevasco, Vojtech Cima, Radim Cmar, Dionysios Diamantopoulos, Fabrizio Ferrandi, Jan Martinovic, Gianluca Palermo, Michele Paolino, Antonio Parodi, Lorenzo Pittaluga, Daniel Raho, Francesco Regazzoni, Katerina Slaninova, Christoph Hagleitner</i>	
PROJECT OVERVIEW FOR STEP-UP!CPS - PROCESS, METHODS AND TECHNOLOGIES FOR UPDATING SAFETY-CRITICAL CYBER-PHYSICAL SYSTEMS	1326
<i>Thomas Strathmann, Georg Hake, Housseem Guissouma, Carl Philipp Hohl, Yosab Bebawy, Sebastian Vander Maelen, Andrew Koerner</i>	
VERIDEVOPS: AUTOMATED PROTECTION AND PREVENTION TO MEET SECURITY REQUIREMENTS IN DEVOPS.....	1330
<i>Andrey Sadovykh, Gunnar Widforss, Dragos Truscan, Eduard Paul Enoiu, Wissam Mallouli, Rosa Iglesias, Alessandra Bagnto, Olga Hendel</i>	
NANO SECURITY: FROM NANO-ELECTRONICS TO SECURE SYSTEMS.....	1334
<i>Iliia Polian, Frank Altmann, Tolga Arul, Christian Boit, Ralf Brederlow, Lucas Davi, Rolf Drechsler, Nan Du, Thomas Eisenbarth, Tim Güneysu, Sascha Hermann, Matthias Hiller, Rainer Leupers, Farhad Merchant, Thomas Mussenbrock, Stefan Katzenbeisser, Akash Kumar, Wolfgang Kunz, Thomas Mikolajick, Vivek Pachauri, Jean-Pierre Seifert, Frank Sill Torres, Jens Trommer</i>	

THE UP2DATE BASELINE RESEARCH PLATFORMS	1340
<i>Álvaro Jover-Alvarez, Alejandro J. Calderón, Iván Rodríguez, Leonidas Kosmidis, Kazi Asifuzzaman, Patrick Uven, Kim Grüttner, Tomaso Poggi, Irune Agirre</i>	
MDARTS: MULTI-OBJECTIVE DIFFERENTIABLE NEURAL ARCHITECTURE SEARCH	1344
<i>Sunghoon Kim, Hyunjeong Kwon, Eunji Kwon, Youngchang Choi, Tae-Hyun Oh, Seokhyeong Kang</i>	
POSIT ARITHMETIC FOR THE TRAINING AND DEPLOYMENT OF GENERATIVE ADVERSARIAL NETWORKS	1350
<i>Nhut-Minh Ho, Duy-Thanh Nguyen, Himeshi De Silva, John L. Gustafson, Weng-Fai Wong, Ik Joon Chang</i>	
JOINT SPARSITY WITH MIXED GRANULARITY FOR EFFICIENT GPU IMPLEMENTATION	1356
<i>Chuliang Guo, Xingang Yan, Yufei Chen, He Li, Xunzhao Yin, Cheng Zhuo</i>	
ACTIVATION DENSITY BASED MIXED-PRECISION QUANTIZATION FOR ENERGY EFFICIENT NEURAL NETWORKS	1360
<i>Karina Vasquez, Yeshwanth Venkatesha, Abhiroop Bhattacharjee, Abhishek Moitra, Priyadarshini Panda</i>	
LIBRARY-FREE STRUCTURE RECOGNITION FOR ANALOG CIRCUITS	1366
<i>Maximilian Neuner, Inga Abel, Helmut Graeb</i>	
PARASITIC-AWARE ANALOG CIRCUIT SIZING WITH GRAPH NEURAL NETWORKS AND BAYESIAN OPTIMIZATION	1372
<i>Mingjie Liu, Walker J. Turner, George F. Kokai, Brucek Khailany, David Z. Pan, Haoxing Ren</i>	
SYSTEM LEVEL VERIFICATION OF PHASE-LOCKED LOOP USING METAMORPHIC RELATIONS	1378
<i>Muhammad Hassan, Daniel Große, Rolf Drechsler</i>	
DATA-DRIVEN ELECTROSTATICS ANALYSIS BASED ON PHYSICS-CONSTRAINED DEEP LEARNING	1382
<i>Wentian Jin, Shaoyi Peng, Sheldon X.-D. Tan</i>	
AURORA: AUTOMATED REFINEMENT OF COARSE-GRAINED RECONFIGURABLE ACCELERATORS	1388
<i>Cheng Tan, Chenhao Xie, Ang Li, Kevin J. Barker, Antonino Tumeo</i>	
SUBGRAPH DECOUPLING AND RESCHEDULING FOR INCREASED UTILIZATION IN CGRA ARCHITECTURE	1394
<i>Chen Yin, Qin Wang, Jianfei Jiang, Weiguang Sheng, Guanghui He, Zhigang Mao, Naifeng Jing</i>	
A 93 TOPS/WATT NEAR-MEMORY RECONFIGURABLE SAD ACCELERATOR FOR HEVC/AV1/JEM ENCODING	1400
<i>Jainaveen Sundaram, Srivatsa Rangachar Srinivasa, Dileep Kurian, Indranil Chakraborty, Sirisha Kale, Nilesh Jain, Tanay Karnik, Ravi Iyer, Anuradha Srinivasan</i>	
TRIPLE FIXED-POINT MAC UNIT FOR DEEP LEARNING	1404
<i>Madis Kerner, Kalle Tammemäe, Jaan Raik, Thomas Hollstein</i>	

NP-CGRA: EXTENDING CGRAS FOR EFFICIENT PROCESSING OF LIGHT-WEIGHT DEEP NEURAL NETWORKS.....	1408
<i>Jungi Lee, Jongeun Lee</i>	
ORIGIN: ENABLING ON-DEVICE INTELLIGENCE FOR HUMAN ACTIVITY RECOGNITION USING ENERGY HARVESTING WIRELESS SENSOR NETWORKS.....	1414
<i>Cyan Subhra Mishra, Jack Sampson, Mahmut Taylan Kandemir, Vijaykrishnan Narayanan</i>	
A DEEP LEARNING APPROACH TO SENSOR FUSION INFERENCE AT THE EDGE	1420
<i>T. Becnel, P-E. Gaillardon</i>	
NEIGHBOR OBLIVIOUS LEARNING (NOBLE) FOR DEVICE LOCALIZATION AND TRACKING	1426
<i>Zichang Liu, Li Chou, Anshumali Shrivastava</i>	
A LOW-COST BLE-BASED DISTANCE ESTIMATION, OCCUPANCY DETECTION AND COUNTING SYSTEM	1430
<i>Florenc Demrozi, Fabio Chiarani, Graziano Pravadelli</i>	
REAL-TIME DETECTION AND LOCALIZATION OF DENIAL-OF-SERVICE ATTACKS IN HETEROGENEOUS VEHICULAR NETWORKS.....	1434
<i>Meenu Rani Dey, Moumita Patra, Prabhat Mishra</i>	
CHITIN: A COMPREHENSIVE IN-THREAD INSTRUCTION REPLICATION TECHNIQUE AGAINST TRANSIENT FAULTS	1440
<i>Hwisoo So, Moslem Didehban, Jinhyo Jung, Aviral Shrivastava, Kyoungwoo Lee</i>	
ESTIMATION OF LINUX KERNEL EXECUTION PATH UNCERTAINTY FOR SAFETY SOFTWARE TEST COVERAGE	1446
<i>Imanol Allende, Nicholas McGuire, Jon Perez, Lisandro G. Monsalve, Javier Fernandez, Roman Obermaisser</i>	
AUTOMATED SOFTWARE COMPILER TECHNIQUES TO PROVIDE FAULT TOLERANCE FOR REAL-TIME OPERATING SYSTEMS	1452
<i>Benjamin James, Jeffrey Goeders</i>	
EXPLORING DEEP LEARNING FOR IN-FIELD FAULT DETECTION IN MICROPROCESSORS	1456
<i>Simone Dutto, Alessandro Savino, Stefano Di Carlo</i>	
RELIABILITY-AWARE QUANTIZATION FOR ANTI-AGING NPUS.....	1460
<i>Sami Salamin, Georgios Zervakis, Ourania Spantidi, Iraklis Anagnostopoulos, Jörg Henkel, Hussam Amrouch</i>	
AUTOMATED DRIVING SAFETY - THE ART OF CONSCIOUS RISK TAKING - MINIMUM LATERAL DISTANCES TO PEDESTRIANS	1466
<i>Bert Bøddeker, Wilhard Von Wendorff, Nam Nguyen, Peter Diehl, Roland Meertens, Rolf Johannson</i>	
ON SAFETY ASSURANCE CASE FOR DEEP LEARNING BASED IMAGE CLASSIFICATION IN HIGHLY AUTOMATED DRIVING	1472
<i>Himanshu Agarwal, Rafal Dorociak, Achim Rettberg</i>	
CONTINUOUS SAFETY VERIFICATION OF NEURAL NETWORKS	1478
<i>Chih-Hong Cheng, Rongjie Yan</i>	

HTNET: TRANSFER LEARNING FOR GOLDEN CHIP-FREE HARDWARE TROJAN DETECTION.....	1484
<i>Sina Faezi, Rozhin Yasaei, Mohammad Abdullah Al Faruque</i>	
MALICIOUS ROUTING: CIRCUMVENTING BITSTREAM-LEVEL VERIFICATION FOR FPGAS	1490
<i>Qazi Arbab Ahmed, Tobias Wiersema, Marco Platzner</i>	
IDENTIFICATION OF HARDWARE DEVICES BASED ON SENSORS AND SWITCHING ACTIVITY: A PRELIMINARY STUDY	1496
<i>Honorio Martin, Elena-Ioana Vatajelu, Giorgio Di Natale</i>	
DIFFERENTIAL AGING SENSOR TO DETECT RECYCLED ICS USING SUB-THRESHOLD LEAKAGE CURRENT.....	1500
<i>Turki Alnuayri, Saqib Khurshed, Antonio Leonel Hernandez Martinez, Daniele Rossi</i>	
GNN4TJ: GRAPH NEURAL NETWORKS FOR HARDWARE TROJAN DETECTION AT REGISTER TRANSFER LEVEL	1504
<i>Rozhin Yasaei, Shih-Yuan Yu, Mohammad Abdullah Al Faruque</i>	
DEEP NEURAL NETWORK HARDWARE DEPLOYMENT OPTIMIZATION VIA ADVANCED ACTIVE LEARNING.....	1510
<i>Qi Sun, Chen Bai, Hao Geng, Bei Yu</i>	
APPROACH TO IMPROVE THE PERFORMANCE USING BIT-LEVEL SPARSITY IN NEURAL NETWORKS.....	1516
<i>Yesung Kang, Eunji Kwon, Seunggyu Lee, Younghoon Byun, Youngjoo Lee, Seokhyeong Kang</i>	
MORPHABLE CONVOLUTIONAL NEURAL NETWORK FOR BIOMEDICAL IMAGE SEGMENTATION.....	1522
<i>Huaipan Jiang, Anup Sarma, Mengran Fan, Jihyun Ryoo, Meenakshi Arunachalam, Sharada Naveen, Mahmut T. Kandemir</i>	
SPEEDING UP MUX-FSM BASED STOCHASTIC COMPUTING FOR ON-DEVICE NEURAL NETWORKS.....	1526
<i>Jongsung Kang, Taewhan Kim</i>	
ACCELERATING FULLY SPECTRAL CNNs WITH ADAPTIVE ACTIVATION FUNCTIONS ON FPGA	1530
<i>Shuanglong Liu, Hongxiang Fan, Wayne Luk</i>	
TRAINING DEEP NEURAL NETWORKS IN 8-BIT FIXED POINT WITH DYNAMIC SHARED EXPONENT MANAGEMENT	1536
<i>Hisakatsu Yamaguchi, Makiko Ito, Katsuhiko Yoda, Atsushi Ike</i>	
LEVERAGING BAYESIAN OPTIMIZATION TO SPEED UP AUTOMATIC PRECISION TUNING.....	1542
<i>Van-Phu Ha, Olivier Sentieys</i>	
FTAPPROX: A FAULT-TOLERANT APPROXIMATE ARITHMETIC COMPUTING DATA FORMAT	1548
<i>Ye Wang, Jian Dong, Qian Xu, Gang Qu</i>	
APPROXIMATE LOGIC SYNTHESIS OF VERY LARGE BOOLEAN NETWORKS	1552
<i>Jorge Echavarria, Stefan Wildermann, Jürgen Teich</i>	

TECHNOLOGY LOOKUP TABLE BASED DEFAULT TIMING ASSERTIONS FOR HIERARCHICAL TIMING CLOSURE	1558
<i>Ravi Ledalla, Debjit Sinha, Adil Bhanji, Chaobo Li, Gregory Schaeffer, Hemlata Gupta, Jennifer Basile</i>	
TIMING-DRIVEN PLACEMENT FOR FPGAS WITH HETEROGENEOUS ARCHITECTURES AND CLOCK CONSTRAINTS	1564
<i>Zhifeng Lin, Yanyue Xie, Gang Qian, Jianli Chen, Sifei Wang, Jun Yu, Yao-Wen Chang</i>	
ALIFROUTER: A PRACTICAL ARCHITECTURE-LEVEL INTER-FPGA ROUTER FOR LOGIC VERIFICATION	1570
<i>Zhen Zhuang, Xing Huang, Genggeng Liu, Wenzhong Guo, Weikang Qian, Wen-Hao Liu</i>	
WP 2.0: SIGNOFF-QUALITY IMPLEMENTATION AND VALIDATION OF ENERGY- EFFICIENT CLOCK-LESS WAVE PROPAGATED PIPELINING	1574
<i>Yehuda Kra, Tzachi Noy, Adam Teman</i>	
A LEARNING-BASED METHODOLOGY FOR ACCELERATING CELL-AWARE MODEL GENERATION	1580
<i>P. D'Hondt, A. Ladhar, P. Girard, A. Virazel</i>	
RELIABILITY-DRIVEN NEUROMORPHIC COMPUTING SYSTEMS DESIGN	1586
<i>Qi Xu, Junpeng Wang, Hao Geng, Song Chen, Xiaoqing Wen</i>	
TESTING RESISTIVE MEMORY BASED NEUROMORPHIC ARCHITECTURES USING REFERENCE TRIMMING.....	1592
<i>Christopher Münch, Mehdi B. Tahoori</i>	
FAULT-CRITICALITY ASSESSMENT FOR AI ACCELERATORS USING GRAPH CONVOLUTIONAL NETWORKS.....	1596
<i>Arjun Chaudhuri, Jonti Talukdar, Jinwook Jung, Gi-Joon Nam, Krishnendu Chakrabarty</i>	
DEVICE- AND TEMPERATURE DEPENDENCY OF SYSTEMATIC FAULT INJECTION RESULTS IN ARTIX-7 AND ICE40 FPGAS.....	1600
<i>Christian Fibich, Martin Horauer, Roman Obermaisser</i>	
ANALYZING ARM CORESIGHT ETMV4.X DATA TRACE STREAM WITH A REAL-TIME HARDWARE ACCELERATOR	1606
<i>Seyed Mohammad Ali Zeinolabedin, Johannes Partzsch, Christian Mayr</i>	
FÜNFIIBER-DRONE: A MODULAR OPEN-PLATFORM 18-GRAMS AUTONOMOUS NANO-DRONE	1610
<i>Hanna Miiller, Daniele Palossi, Stefan Mach, Francesco Conti, Luca Benini</i>	
RUNTIME ABSTRACTION FOR AUTONOMOUS ADAPTIVE SYSTEMS ON RECONFIGURABLE HARDWARE	1616
<i>Alex R. Bucknall, Suhaib A. Fahmy</i>	
SYSTEMS ENGINEERING ROADMAP FOR DEPENDABLE AUTONOMOUS CYBER- PHYSICAL SYSTEMS.....	1622
<i>Adler Rasmus</i>	
DDI: A NOVEL TECHNOLOGY AND INNOVATION MODEL FOR DEPENDABLE, COLLABORATIVE AND AUTONOMOUS SYSTEMS.....	1626
<i>Eric Armengaud, D. Schneider, J. Reich, I. Sorokos, Yiannis Papadopoulos, Marc Zeller, Gilbert Regan, Georg Macher, Omar Veledar, Stefan Thalmann, Sohag Kabir</i>	

REMOTE AND STEALTHY FAULT ATTACKS ON VIRTUALIZED FPGAS.....	1632
<i>Jonas Krautter, Dennis R. E. Gnad, Mehdi B. Tahoori</i>	
EXTENDED ABSTRACT: COVERT CHANNELS AND DATA EXFILTRATION FROM FPGAS	1638
<i>Ilias Giechaskiel, Ken Eguro, Kasper Rasmussen</i>	
REMOTE POWER SIDE-CHANNEL ATTACKS ON BNN ACCELERATORS IN FPGAS.....	1639
<i>Shayan Moini, Shanquan Tian, Daniel Holcomb, Jakub Szefer, Russell Tessier</i>	
SHARED FPGAS AND THE HOLY GRAIL: PROTECTIONS AGAINST SIDE-CHANNEL AND FAULT ATTACKS	1645
<i>Ognjen Glamocanin, Dina G. Mahmoud, Francesco Regazzoni, Mirjana Stojilovic</i>	
FAST: A FAST AUTOMATIC SWEEPING TOPOLOGY CUSTOMIZATION METHOD FOR APPLICATION-SPECIFIC WAVELENGTH-ROUTED OPTICAL NOCS	1651
<i>Xiao Moyuan, Tseng Tsun-Ming, Schlichtmann Ulf</i>	
FUZZY-TOKEN: AN ADAPTIVE MAC PROTOCOL FOR WIRELESS-ENABLED MANYCORES.....	1657
<i>Antonio Franques, Sergi Abadal, Haitham Hassanieh, Josep Torrellas</i>	
A HYBRID ADAPTIVE STRATEGY FOR TASK ALLOCATION AND SCHEDULING FOR MULTI-APPLICATIONS ON NOC-BASED MULTICORE SYSTEMS WITH RESOURCE SHARING	1663
<i>Suraj Paul, Navonil Chatterjee, Prasun Ghosal, Jean-Philippe Diguët</i>	
REGRAPHX: NOC-ENABLED 3D HETEROGENEOUS RERAM ARCHITECTURE FOR TRAINING GRAPH NEURAL NETWORKS	1667
<i>Aqeeb Iqbal Arka, Janardhan Rao Doppa, Partha Pratim Pande, Biresh Kumar Joardar, Krishnendu Chakrabarty</i>	
EFFICIENT RESOURCE MANAGEMENT OF CLUSTERED MULTI-PROCESSOR SYSTEMS THROUGH FORMAL PROPERTY EXPLORATION.....	1673
<i>Ourania Spantidi, Iraklis Anagnostopoulos, Georgios Fainekos</i>	
WORKLOAD- AND USER-AWARE BATTERY LIFETIME MANAGEMENT FOR MOBILE SOCS.....	1679
<i>Sofiane Chetoui, Sherief Reda</i>	
LONG SHORT-TERM MEMORY NEURAL NETWORK-BASED POWER FORECASTING OF MULTI-CORE PROCESSORS	1685
<i>Mark Sagi, Martin Rapp, Heba Khdr, Yizhe Zhang, Nael Fasfous, Nguyen Anh Vu Doan, Thomas Wild, Jörg Henkel, Andreas Herkersdorf</i>	
EXPLOITING SECRETS BY LEVERAGING DYNAMIC CACHE PARTITIONING OF LAST LEVEL CACHE.....	1691
<i>Anurag Agarwal, Jaspinder Kaur, Shirshendu Das</i>	
PIPOMONITOR: MITIGATING CROSS-CORE CACHE ATTACKS USING THE AUTO-CUCKOO FILTER.....	1697
<i>Fengkai Yuan, Kai Wang, Rui Hou, Xiaoxin Li, Peinan Li, Lutan Zhao, Jiameng Ying, Amro Awad, Dan Meng</i>	
TOWARDS NON-INTRUSIVE MALWARE DETECTION FOR INDUSTRIAL CONTROL SYSTEMS.....	1703
<i>Prashant Hari Narayan Rajput, Michail Maniatakos</i>	

TOWARDS AUTOMATED DETECTION OF HIGHER-ORDER MEMORY CORRUPTION VULNERABILITIES IN EMBEDDED DEVICES	1707
<i>Lei Yu, Linyu Li, Haoyu Wang, Xiaoyu Wang, Houhua He, Xiaorui Gong</i>	
TIVAPROMI: TIME-VARYING PROBABILISTIC ROW-HAMMER MITIGATION.....	1711
<i>Hassan Nassar, Lars Bauer, Jörg Henkel</i>	
CHARACTERIZATION AND FAULT MODELING OF INTERMEDIATE STATE DEFECTS IN STT-MRAM.....	1717
<i>Lizhou Wu, Siddharth Rao, Mottaqiallah Taouil, Erik Jan Marinissen, Gouri Sankar Kar, Saïd Hamdioui</i>	
AN EFFICIENT YIELD ESTIMATION METHOD FOR LAYOUTS OF HIGH DIMENSIONAL AND HIGH SIGMA SRAM ARRAYS	1723
<i>Yue Shen, Changhao Yan, Sheng-Guo Wang, Dian Zhou, Xuan Zeng</i>	
MODELING OF THRESHOLD VOLTAGE DISTRIBUTION IN 3D NAND FLASH MEMORY	1729
<i>Weihua Liu, Fei Wu, Jian Zhou, Meng Zhang, Chengmo Yang, Zhonghai Lu, Yu Wang, Changsheng Xie</i>	
COST- AND DATASET-FREE STUCK-AT FAULT MITIGATION FOR RERAM-BASED DEEP LEARNING ACCELERATORS.....	1733
<i>Giju Jung, Mohammed Fouda, Sugil Lee, Jongeun Lee, Ahmed Eltawil, Fadi Kurdahi</i>	
TIMING-PREDICTABLE VISION PROCESSING FOR AUTONOMOUS SYSTEMS	1739
<i>Tanya Amert, Michael Balszun, Martin Geier, F. Donelson Smith, James H. Anderson, Samarjit Chakraborty</i>	
BOUNDING PERCEPTION NEURAL NETWORK UNCERTAINTY FOR SAFE CONTROL OF AUTONOMOUS SYSTEMS.....	1745
<i>Zhilu Wang, Chao Huang, Yixuan Wang, Clara Hobbs, Samarjit Chakraborty, Qi Zhu</i>	
HARDWARE- AND SITUATION-AWARE SENSING FOR ROBUST CLOSED-LOOP CONTROL SYSTEMS	1751
<i>Sayandip De, Yingkai Huang, Sajid Mohamed, Dip Goswami, Henk Corporaal</i>	
ORCHESTRATION OF PERCEPTION SYSTEMS FOR RELIABLE PERFORMANCE IN HETEROGENEOUS PLATFORMS	1757
<i>Anirban Ghose, Srijeeta Maity, Arijit Kar, Soumyajit Dey</i>	
HARDWARE-ASSISTED DETECTION OF MALWARE IN AUTOMOTIVE-BASED SYSTEMS.....	1763
<i>Yugpratap Singh, Abraham Peedikayil Kuruvila, Kanad Basu</i>	
HMD-HARDENER: ADVERSARIALLY ROBUST AND EFFICIENT HARDWARE-ASSISTED RUNTIME MALWARE DETECTION	1769
<i>Abhijit Dhavle, Sanket Shukla, Setareh Rafatirad, Houman Homayoun, Sai Manoj Pudukotai Dinakarrao</i>	
HARDWARE-ASSISTED MALWARE DETECTION USING MACHINE LEARNING	1775
<i>Zhixin Pan, Jennifer Sheldon, Chamika Sudusinghe, Subodha Charles, Prabhat Mishra</i>	
CASTLE: ARCHITECTING ASSURED SYSTEM-ON-CHIP FIRMWARE INTEGRITY	1781
<i>Sandip Ray, Atul Prasad Deb Nath, Kshitij Raj, Swarup Bhunia</i>	

INDIRECTION STREAM SEMANTIC REGISTER ARCHITECTURE FOR EFFICIENT SPARSE-DENSE LINEAR ALGEBRA	1787
<i>Paul Scheffler, Florian Zaruba, Fabian Schuiki, Torsten Hoefler, Luca Benini</i>	
A RECONFIGURABLE MULTIPLE-PRECISION FLOATING-POINT DOT PRODUCT UNIT FOR HIGH-PERFORMANCE COMPUTING	1793
<i>Wei Mao, Kai Li, Xinang Xie, Shirui Zhao, He Li, Hao Yu</i>	
POWER REDUCTION OF A SET-ASSOCIATIVE INSTRUCTION CACHE USING A DYNAMIC EARLY TAG LOOKUP	1799
<i>Chun-Chang Yu, Yu Hen Hu, Yi-Chang Lu, Charlie Chung-Ping Chen</i>	
CMRC: COMPREHENSIVE MICROARCHITECTURAL REGISTER COALESCING FOR GPGPUS.....	1803
<i>Ahmad M. Radaideh, Paul V. Gratz</i>	
MACHINE LEARNING FRAMEWORK FOR EARLY ROUTABILITY PREDICTION WITH ARTIFICIAL NETLIST GENERATOR.....	1809
<i>Daeyeon Kim, Hyunjeong Kwon, Sung-Yun Lee, Seungwon Kim, Mingyu Woo, Seokhyeong Kang</i>	
ASYNCHRONOUS REINFORCEMENT LEARNING FRAMEWORK FOR NET ORDER EXPLORATION IN DETAILED ROUTING	1815
<i>Tong Qu, Yibo Lin, Zongqing Lu, Yajuan Su, Yayi Wei</i>	
GLOBAL PLACEMENT WITH DEEP LEARNING-ENABLED EXPLICIT ROUTABILITY OPTIMIZATION	1821
<i>Siting Liu, Qi Sun, Peiyu Liao, Yibo Lin, Bei Yu</i>	
MAVIREC: ML-AIDED VECTORED IR-DROP ESTIMATION AND CLASSIFICATION.....	1825
<i>Vidya A. Chhabria, Yanqing Zhang, Haoxing Ren, Ben Keller, Brucek Khailany, Sachin S. Sapatnekar</i>	
GENERATING LAYOUTS OF STANDARD CELLS BY IMPLICIT LEARNING ON DESIGN RULES FOR ADVANCED PROCESSES	1829
<i>Aaron C.-W. Liang, Hsuan-Ming Huang, Charles H.-P. Wen</i>	
A GPU-ENABLED LEVEL SET METHOD FOR MASK OPTIMIZATION	1835
<i>Ziyang Yu, Guojin Chen, Yuzhe Ma, Bei Yu</i>	
IN-MEMORY COMPUTING BASED ACCELERATOR FOR TRANSFORMER NETWORKS FOR LONG SEQUENCES	1839
<i>Ann Franchesca Laguna, Arman Kazemi, Michael Niemier, X. Sharon Hu</i>	
NETCUT: REAL-TIME DNN INFERENCE USING LAYER REMOVAL	1845
<i>Mehrshad Zandigohar, Deniz Erdogmus, Gunar Schirner</i>	
FLYDVS: AN EVENT-DRIVEN WIRELESS ULTRA-LOW POWER VISUAL SENSOR NODE.....	1851
<i>Alfio Di Mauro, Moritz Scherer, Jordi Fornet Mas, Basile Bougenot, Michele Magno, Luca Benini</i>	
PLEDGER: EMBEDDED WHOLE GENOME READ MAPPING USING ALGORITHM-HW CO-DESIGN AND MEMORY-AWARE IMPLEMENTATION.....	1855
<i>Sidharth Maheshwari, Rishad Shafik, Ian Wilson, Alex Yakovlev, Venkateshwarlu Y. Gudur, Amit Acharyya</i>	

A FRAMEWORK FOR EFFICIENT AND BINARY CLUSTERING IN HIGH-DIMENSIONAL SPACE	1859
<i>Alejandro Hernández-Cano, Yeseong Kim, Mohsen Imani</i>	
SPINLIM: SPIN ORBIT TORQUE MEMORY FOR TERNARY NEURAL NETWORKS BASED ON THE LOGIC-IN-MEMORY ARCHITECTURE	1865
<i>Lichuan Luo, He Zhang, Jinyu Bai, Youguang Zhang, Wang Kang, Weisheng Zhao</i>	
A FERAM BASED VOLATILE/NON-VOLATILE DUAL-MODE BUFFER MEMORY FOR DEEP NEURAL NETWORK TRAINING.....	1871
<i>Yandong Luo, Yuan-Chun Luc, Shimeng Yu</i>	
DENSITY ENHANCEMENT OF RRAMS USING A RESET WRITE TERMINATION FOR MLC OPERATION.....	1877
<i>H. Aziza, S. Hamdioui, M. Fieback, M. Taouil, M. Moreau</i>	
RUNNING EFFICIENTLY CNNs ON THE EDGE THANKS TO HYBRID SRAM-RRAM IN-MEMORY COMPUTING	1881
<i>Marco Rios, Flavio Ponzina, Giovanni Ansaloni, Alexandre Levisse, David Atienza</i>	
ADAPTIVE DESIGN OF REAL-TIME CONTROL SYSTEMS SUBJECT TO SPORADIC OVERRUNS	1887
<i>Paolo Pazzaglia, Arne Hamann, Dirk Ziegenbein, Martina Maggio</i>	
TIMING DEBUGGING FOR CYBER-PHYSICAL SYSTEMS	1893
<i>Debayan Roy, Clara Hobbs, James H. Anderson, Marco Caccamo, Samarjit Chakraborty</i>	
EFFICIENT AUTOSAR-COMPLIANT CAN-FD FRAME PACKING WITH OBSERVED OPTIMALITY.....	1899
<i>Wenhong Ma, Guoqi Xie, Renfa Li, Weichen Liu, Hai Helen Li, Wanli Chang</i>	
VERTICAL IP PROTECTION OF THE NEXT-GENERATION DEVICES: QUO VADIS?	1905
<i>Shubham Rai, Siddharth Garg, Christian Pilato, Vladimir Herdt, Elmira Moussavi, Dominik Sisejkovic, Ramesh Karri, Rolf Drechsler, Farhad Merchant, Akash Kumar</i>	
THE ROAD TOWARDS PREDICTABLE AUTOMOTIVE HIGH - PERFORMANCE PLATFORMS	1915
<i>Falk Rehm, Jörg Seitter, Jan-Peter Larsson, Selma Saidi, Giovanni Stea, Raffaele Zippo, Dirk Ziegenbein, Matteo Andreozzi, Arne Hamann</i>	
PERSPECTIVES ON EMERGING COMPUTATION-IN-MEMORY PARADIGMS	1925
<i>Shubham Rai, Mengyun Liu, Anteneh Gebregiorgis, Debjyoti Bhattacharjee, Krishnendu Chakraborty, Said Hamdioui, Anupam Chattopadhyay, Jens Trommer, Akash Kumar</i>	

Author Index