

# **2021 China Semiconductor Technology International Conference (CSTIC 2021)**

**Shanghai, China  
14 – 15 March 2021**



**IEEE Catalog Number: CFP2160Y-POD  
ISBN: 978-1-6654-4946-5**

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP2160Y-POD
ISBN (Print-On-Demand):	978-1-6654-4946-5
ISBN (Online):	978-1-6654-4945-8

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# Table of Contents

## Preface

## Chapter I - Device Engineering and Memory Technology

<b>CMOS Device Design with Ferroelectric Materials.....1</b>	<b>1-56</b>
Changhwan Shin Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, Korea	
<b>Si/Sn<sub>2</sub> Vertical Heterojunction Tunneling Transistor with Ionic-Liquid Gate for Ultra-Low Power Applications.....3</b>	<b>1-43</b>
Liang Chen, Rundong Jia, Qianqian Huang and Ru Huang <i>Key Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China</i>	
<b>Light-Modulated Subthreshold Swing Effect in a MoS<sub>2</sub>-Si Hetero MOSFET.....6</b>	<b>1-45</b>
Yingxin Chen <sup>1</sup> , Jianan Deng <sup>1</sup> , Qianqian Huang <sup>2</sup> , Wenzhong Bao <sup>1</sup> and Jing Wan <sup>1</sup> <sup>1</sup> <i>State key laboratory of ASIC and System, Fudan University, Shanghai, China</i> <sup>2</sup> <i>Key Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China</i>	
<b>Smart Manufacturing for Si, SiC, and GaN Power Devices in AI Era.....9</b>	<b>1-5</b>
Min-hwa Chi <sup>1,2</sup> <sup>1</sup> <i>SiEn (Qindao) Integrated Circuits Cor., Shandong, China</i> <sup>2</sup> <i>Micro-Nano Technology College, Qindao University, Qindao, Shandong, China</i>	
<b>Interconnect-Centric Benchmarking of In-Memory Acceleration for DNNS.....14</b>	<b>1-54</b>
Gokul Krishnan <sup>1</sup> , Sumit K. Mandal <sup>2</sup> , Chaitali Chakrabarti <sup>1</sup> , Jae-sun Seo <sup>1</sup> , Umit Y. Ogras <sup>2</sup> and Yu Cao <sup>1</sup> <sup>1</sup> <i>School of Electrical, Computer, and Energy Engineering, Arizona State University, Tempe, USA</i> <sup>2</sup> <i>Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA</i>	
<b>A Novel Lightweight PUFs Using Interconnect Line Mismatch for Hardware Security.....18</b>	<b>1-41</b>
Ye Lin <sup>1</sup> , Yuejun Zhang <sup>1,2</sup> , Jia Chen <sup>1</sup> and Jinliang Han <sup>1</sup> <sup>1</sup> <i>Faculty of Electronic Engineering and Computer Science, Ningbo University, Ningbo, China</i> <sup>2</sup> <i>State Key Laboratory of ASIC and System Fudan University, Shanghai, China</i>	
<b>Frontiers in Low-Frequency Noise Research in Advanced Semiconductor Devices.....20</b>	<b>1-28</b>
Eddy Simoen <sup>1,2</sup> , Anabela Veloso <sup>1</sup> , Barry O'Sullivan <sup>1</sup> , Kenichiro Takakura <sup>3</sup> and Cor Claeys <sup>4</sup> <sup>1</sup> <i>Imec, Leuven, Belgium</i> <sup>2</sup> <i>also at Solid-State Sciences Depart., Ghent University, Gent, Belgium</i> <sup>3</sup> <i>National Institute of Technology (KOSEN) Kumamoto-College, Suya, Koshi-City, Japan</i> <sup>4</sup> <i>ESAT-INSYS Depart., KU Leuven, Leuven, Belgium</i>	

<b>Low Frequency Noise Characteristics in 16 nm FinFET Technology.....</b>	<b>24</b>	<b>1-3</b>
Gang Wang <i>Rockchip, Shanghai, China</i>		
<b>A Mechanism Study of High-k Dielectric Quality and Metal Gate Al Diffusion Affecting PPU Transistor Threshold Voltage.....</b>	<b>27</b>	<b>1-32</b>
Weiwei Ma, Ran Huang, Yamin Cao and Wei Zhou <i>Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>		
<b>The Systematic Investigation About Al Diffusion and Efficient Improvement on Device Variation and Uniformity Under 28nm HKMG Process.....</b>	<b>30</b>	<b>1-39</b>
Zhejun Liu, Liangkai Liu, Yonghua Cui, Ran Huang, Ying Xu and Wei Zhou <i>Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>		
<b>The Effect of Poly Corner Etch Residue on Advanced FinFET Device Performance.....</b>	<b>33</b>	<b>1-4</b>
Qingpeng Wang, Yu De Chen, Cheng Li, Rui Bao, Jacky Huang and Joseph Ervin <i>Coventor Inc., A Lam Research Company, Shanghai, China</i>		
<b>High-k Bubble Defect Researches in Stack-BSI Process Product.....</b>	<b>36</b>	<b>1-1</b>
Zhuo Yin <sup>1,2</sup> , Jianjun Li <sup>2</sup> , Xiaoping Li <sup>2</sup> , Na Zhu <sup>2</sup> , Lifeng Liu <sup>1</sup> , Hanming Wu <sup>3</sup> , Dejing Ma <sup>2</sup> and Xing Zhang <sup>2</sup> <sup>1</sup> <i>School of Software and Microelectronic, Peking University, Beijing, China</i> <sup>2</sup> <i>Semiconductor Manufacturing International Corporation (SMIC), Beijing, China</i>		
<b>Super Junction by Implant Through Trench Contact for Low-Voltage Power MOSFET and IGBT.....</b>	<b>39</b>	<b>1-6</b>
Janifer Liu <sup>1</sup> , P. Li <sup>1</sup> , R. Qiu <sup>1</sup> , H. Zhou <sup>1</sup> , K. Yang <sup>1</sup> , C. Xu <sup>1</sup> , E. Wu <sup>1</sup> , L. Du <sup>1</sup> , K. Lin <sup>1</sup> , J. Feng <sup>1</sup> and M. Chi <sup>2</sup> <sup>1</sup> <i>SiEn (Qingdao) Integrated Circuits Cor., Shandong, China</i> <sup>2</sup> <i>Micro-Nano Technology College, Qindao University, Qindao, Shandong, China</i>		
<b>Impact of Contact Misalignment on <math>V_T</math> for Trench Power MOSFET.....</b>	<b>42</b>	<b>1-7</b>
Perry. Li <sup>1</sup> , R. Qiu <sup>1</sup> , H. Zhou <sup>1</sup> , J. Liu <sup>1</sup> , K. Yang <sup>1</sup> , C. Xu <sup>1</sup> , E. Wu <sup>1</sup> , L. Du <sup>1</sup> , K. Lin <sup>1</sup> , J. Feng <sup>1</sup> and M. Chi <sup>2</sup> <sup>1</sup> <i>SiEn (Qingdao) Integrated Circuits Cor., Shandong, China</i> <sup>2</sup> <i>Micro-Nano Technology College, Qindao University, Qindao, Shandong, China</i>		
<b>Numerical Study of the VDMOS with an Integrated High-k Gate Dielectric and High-k Trench.....</b>	<b>46</b>	<b>1-9</b>
Zhenyu Zhang <sup>1,2</sup> , Jiafei Yao <sup>1,2</sup> , Yufeng Guo <sup>1,2</sup> , YongChen He <sup>1</sup> , JinCheng Liu <sup>1</sup> , Mingyuan Gu <sup>1,2</sup> and Qicong Liang <sup>1,2</sup> <sup>1</sup> <i>The College of Electronic and Optical Engineering &amp; College of Microelectronics, Nanjing University of Posts and Telecommunications, Nanjing, China</i> <sup>2</sup> <i>National and Local Joint Engineering Laboratory of RF Integration and Micro-assembly technology, Nanjing, China</i>		
<b>Wafer Edge Crack Defect Investigation and Improvement in 19nm PSZ DEP Process.....</b>	<b>49</b>	<b>1-10</b>
Junwei Han, Qiliang Ni, Xiaofang Gu, Jiaya Bo, Jian Li and Pengkai Xu <i>Shanghai Huali Microelectronics Corporation, Shanghai, China</i>		

<b>FinFET GGNMOS DC Parameter Variation Understanding and ESD Performance Improvement Solution by TCAD Simulation.....52</b>	<b>1-11</b>
Hui Shen, YangKui Li and XueJie Shi <i>Semiconductor Manufacturing International (Shanghai) Corporation</i>	
<b>Optimize the Cleaning Process of Tungsten Contact CMP to Avoid Copper Wire Bridges and Improve Product Yield.....56</b>	<b>1-13</b>
Jinfeng Wang, Qiliang Ni , Xiaofang Gu, Guangzhi He, Zhe Wang and Mengyun Cao <i>Shanghai Huali Microelectronics Corporation, Shanghai, China</i>	
<b>FDSOI SIP Epitaxy Optimization for Leakage Reducing.....60</b>	<b>1-14</b>
Jiaqi Hong, Qiang Yan and Jun Tan <i>Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	
<b>Etch Back Before ILD-CMP for Improving the Loading Issue After ILD CMP.....62</b>	<b>1-15</b>
Yangyang Dong, Junjie Zhang, Kai Guo, Wei Zhang, Haifeng Zhou, Jingxun Fang and Yu Zhang <i>Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	
<b>Research and Improvement of Metal Residues in High-k Metal Gate Process Based on CMP Process.....64</b>	<b>1-16</b>
Qingqing Duan, Junjie Zhang, Qingxuan Hong, Wei Zhang, Haifeng Zhou, Jingxun Fang and Yu Zhang <i>Shanghai Huali Microelectronics Corporation, Shanghai, China</i>	
<b>The Effect of Different Well Implant Element on Different Pitch Size CMOS Image Sensor.....68</b>	<b>1-18</b>
Xiaoyu Li, Qian Wang and Chenchen Qiu <i>Shanghai Huali Microelectronics Corporation, Shanghai, China</i>	
<b>Advanced Manufacturing Process of LCOS Based on Copper Reflector.....70</b>	<b>1-19</b>
Zhao Guo <i>Shanghai Huali Microelectronics Corporation, Shanghai, China</i>	
<b>Single Patterning ILT for Advanced Memory Challenging Design.....73</b>	<b>1-20</b>
Camille Xu, Jingjing Liu, Zhen Shi and Xudong Zhu <i>ChangXin Memory Technologies Inc., Hefei, Anhui, China</i>	
<b>The Comprehensive Solution of Ultra Top Metal Stress Impact on Seal Ring.....77</b>	<b>1-21</b>
Qiang Liu <i>Shanghai Huali Microelectronics Corporation, Shanghai, China</i>	
<b>Improved Method to Analysis Doping Profile for Ion Implants in Silicon.....80</b>	<b>1-24</b>
Hui Chen, Xiaoyu Li, Zhengying Wei, Chang Sun, Jiong Xu and Ming Wang <i>Shanghai Huali Microelectronics Corporation, Shanghai, China</i>	
<b>Methods of Reducing Metal Damager Defect in Back End of Line for Semiconductor in 28nm Technology.....83</b>	<b>1-25</b>
Shanshan Chen, Hunglin Chen, Yin Long, Hao Guo and Kai Wang <i>Shanghai Huali Microelectronics Corporation, Shanghai, China</i>	

<p><b>Influence of Negative DIBL Effect on MOSFET Effective Drive Current and CMOS Circuit.....86</b>  Weixing Huang<sup>1,2</sup>, Huilong Zhu<sup>1</sup>, Yongkui Zhang<sup>1</sup>, Zhenhua Wu<sup>1</sup>, Kunpeng Jia<sup>1</sup>, Xiaogen Yin<sup>1</sup>, Yangyang Li, Xuezheng Ai and Qiang Huo  <sup>1</sup>Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics of Chinese Academy of Sciences, Beijing, China  <sup>2</sup>University of Chinese Academy of Sciences, Beijing, China</p>	1-38
<p><b>Non-Linear Resistive Switching Characteristics in HfO<sub>2</sub>-Based RRAM with Low-Dimensional Material Engineered Interface.....89</b>  Linbo Shan, Zongwei Wang, Lindong Wu, Shengyu Bao, Yi-shao Chen, Kechao Tang, Yimao Cai and Ru Huang  <i>Institute of Microelectronics, Peking University, Beijing, China</i></p>	1-42
<p><b>A Configurable Computing-in-Memory Structure Based on Convolutional Neural Network.....92</b>  Jiancheng Yang<sup>1,2</sup>, Xiaoxin Cui<sup>1,2</sup>, Song Jia<sup>1,2</sup> and Yuan Wang<sup>1,2</sup>  <sup>1</sup>Key Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics Peking University, Beijing, China  <sup>2</sup>Beijing Laboratory of future IC technology and science, Peking University, Beijing, China</p>	1-44
<p><b>Engineering of Substrate Oxidation in Deposited SiC Gate Stacks for Improving Interface Performance.....95</b>  Shuo Liu, Jingquan Liu and Xiuyan Li  <i>Department of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China</i></p>	1-46
<p><b>Improvement of RRAM Uniformity and Analog Characteristics Through Localized Metal Doping.....99</b>  Yabo Qin<sup>1</sup>, Zongwei Wang<sup>1,2</sup>, Qingyu Chen<sup>1</sup>, Yaotian Ling<sup>1</sup>, Lindong Wu<sup>1</sup>, Yimao Cai<sup>1,2</sup> and Ru Huang<sup>1,2</sup>  <sup>1</sup>Institute of Microelectronics, Peking University, Beijing, China  <sup>2</sup>Key Laboratory of Microelectronic Devices and Circuits, Peking University, Beijing, China</p>	1-47
<p><b>Impacts of Ferroelectric Parameters on the Electrical Characteristics of FEFET for Low-Power Logic and Memory Applications.....102</b>  Kaifeng Wang, Qianqian Huang, Chang Su, Liang Chen, Mengxuan Yang and Ru Huang  <i>Key Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China</i></p>	1-49

## Chapter II – Lithography and Patterning

- Negative-Tone Imaging (NTI) for Advanced Lithography with EUV Exposure to Improve ‘Chemical Stochastic’.....105** 2-8  
Toru Fujimori  
*Electronic Materials Research Laboratories FUJIFILM Corporation Kawashiri, Yoshida-cho, Haibara-Gun, Shizuoka, Japan*
- High Performance Bulk and POU Filtration of EUV Lithography Materials.....108** 2-40  
Lucia D’Urzo<sup>1</sup>, Toru Umeda<sup>2</sup>, Takehito Mizuno<sup>2</sup>, Atsushi Hattori<sup>3</sup>, Amarnauth Singh<sup>4</sup>, Rajan Beera<sup>5</sup>, Philippe Foubert<sup>6</sup> and Waut Drent<sup>6</sup>  
<sup>1</sup>*Pall Corp., Hoegaarden, Belgium*  
<sup>2</sup>*Nihon Pall Ltd, Kasuminosato, Ami-machi, Inashiki-gun, Ibaraki, Japan*  
<sup>3</sup>*Nihon Pall Manufacturing Ltd., Kasuminosato, Ami-machi, Inashiki-gun, Ibaraki, Japan*  
<sup>4</sup>*Pall Corp., Port Washington, NY, USA*  
<sup>5</sup>*Pall Corp, 1 USA*  
<sup>6</sup>*imec, Leuven, Belgium*
- Development of Planarizing Spin-on Carbon Material for High-Temperature Processes.....112** 2-43  
Runhui Huang, Xing-Fu Zhong, Jakub Koza, Gu Xu, Boyu Zhang and Sean Simmons  
*Brewer Science, Inc., Rolla, Missouri, USA*
- Lithographic Simulator Based on Deep Learning with Graph Input.....118** 2-3  
Peng Xu, Pengpeng Yuan and Yayi Wei  
*Institute of Microelectronics, Chinese Academy of Science, Beijing, China*
- The Setting of Linewidth Reference on Photomasks Through Physical Process Modeling.....122** 2-28  
Rui Hu and Qiang Wu  
*Shanghai IC R&D Center, Zhangjiang Hi-Tech Park, Shanghai, China*
- SEM Image Transformation Between Litho Domain and Etch Domain.....125** 2-31  
Yan Yan<sup>1</sup>, Xuelong Shi<sup>1</sup>, Chen Li<sup>1</sup>, Bowen Xu<sup>1</sup>, Yifei Lu<sup>1</sup>, Ying Gao<sup>1</sup>, Wenzhan Zhou<sup>2</sup> and Kan Zhou<sup>2</sup>  
<sup>1</sup>*Shanghai IC R&D Center, Shanghai, China*  
<sup>2</sup>*Shanghai Huali Microelectronics Corporation, Shanghai, China*
- Optical Proximity Correction, Methodology and Limitations.....127** 2-12  
Yongqiang Hou and Qiang Wu  
*Shanghai IC R&D Center, Zhangjiang Hi-Tech Park, Shanghai, China*
- Source and Mask Optimization with Narrow-Band Semi-Implicit Scheme.....132** 2-2  
Yijiang Shen  
*School of Automation, Guangdong University of Technology, Guangzhou 510006, China*

**An Innovative Graphical Platform for Real Time Accurate AEI Overlay Prediction and Rework Control.....136** 2-45  
 Yaobin Feng<sup>1</sup>, JianFeng Li<sup>1</sup>, Alex Wang<sup>1</sup>, Xue Huang<sup>1</sup>, Senmao Zeng<sup>1</sup>, Nick Lu<sup>1</sup>, Dean Wu<sup>1</sup>, Pandeng Xuan<sup>1</sup>, Yang Kuang<sup>3</sup>, Ningqi Zhu<sup>2</sup>, Erik Xiao<sup>2</sup>, Mi Zhang<sup>2</sup>, Jin Zhu<sup>3</sup>, Jason Pei<sup>2</sup> and Kevin Huang<sup>4</sup>  
<sup>1</sup>Yangtze Memory Technologies Co., Ltd. (YMTC), Wuhan, China  
<sup>2</sup>KLA, Zhangjiang High-Tech Park, Shanghai, China  
<sup>3</sup>KLA, Future Technology City, Jiangxia district, Wuhan, China  
<sup>4</sup>KLA, Milpitas, California, United States

**The Photoresist Developing Ability Study at Different Contact Angle and Mask Transmission Rate.....140** 2-4  
 Chen Lijun, Zheng Haichang, Wang Xiaolong, Qin Lipeng, Chen Jiawen and Yin Pengteng  
 Shanghai Huali Microelectronics Corporation, Shanghai, China

**The Mechanism Study of Rounded AA Damage Defect After POLY Loop.....143** 2-5  
 Zheng Haichang, Chen Lijun, Wang Xiaolong, Zhang Yu, Zhu Xiaobin and Zhang Chi  
 Shanghai Huali Microelectronics Corporation

**Aberration Analysis and Control Based on Fully Connected Neural Network.....146** 2-33  
 Shuang Zhang<sup>1,2</sup>, Tianyang Gai<sup>1,2</sup>, Libin Zhang<sup>2</sup>, Pengzheng Gao<sup>1,2</sup>, Jianfang He<sup>2</sup> And Yayi Wei<sup>1,2</sup>  
<sup>1</sup>University Of Chinese Academy Of Sciences (UCAS), Beijing, China  
<sup>2</sup>Institute Of Microelectronics, Chinese Academy Of Sciences, Beijing, China

**Mining Lithography Hotspots from Massive SEM Images Using Machine Learning Model.....149** 2-34  
 Tao Zhou<sup>1</sup>, Bowen Xu<sup>1</sup>, Chen Li<sup>1</sup>, Xuling Diao<sup>1</sup>, Yan Yan<sup>1</sup>, Shoumian Chen<sup>1</sup>, Yuhan Zhao<sup>1</sup>, Kan Zhou<sup>2</sup>, Wenzhan Zhou<sup>2</sup>, Xuan Zeng<sup>3</sup> and Xuelong Shi<sup>1</sup>  
<sup>1</sup>shanghai Integrated Circuits R&D Center Co., Ltd., Shanghai, China  
<sup>2</sup>shanghai Huali Microelectronics Corporation, Shanghai, China  
<sup>3</sup>state Key Lab Of Asic & System, School Of Microelectronics, Fudan University, Shanghai, China

### Chapter III – Dry & Wet Etch and Cleaning

**Deep and Vertical Polyimide Etching.....152** 3-12  
 Yuwei Kong, Yuanwei Lin and Zihan Dong  
 Depart. Semiconductor Etching, NAURA Technology Group Co., Ltd., Beijing, China

**Tunable Step Coverage of In-Situ PE-ALD in Etch Chamber for Sidewall Protection During 3D NAND High Aspect-Ratio Etch.....155** 3-2  
 Jingdong Yan, Bosen Ma, Stephen Liou, Ce Qin and Amit Jain  
 Lam Research Service Co., Ltd. F11, Future Technology Building, Wuhan, China

**Release Process Development for MEMS Micro-Bridge Structure.....158** 3-15  
 Bo Zhang<sup>1</sup>, Xiaoxu Kang<sup>2</sup> and Xiaolan Zhong<sup>2</sup>  
<sup>1</sup>Shanghai Huahong Grace Semiconductor Manufacturing Corporation, Shanghai, China  
<sup>2</sup>Process Technology Department, Shanghai IC R&D Center, Shanghai, China



<b>Simulation-Assisted Ion Angle Tuning in High Aspect-Ratio (HAR) Etch for Wafer Edge Bottom Etch Enhancement.....161</b>	<b>3-3</b>
Jingdong Yan, Run Zhang and Zhijie Hao <i>Lam Research Service Co, Wuhan, China</i>	
<b>A Study of Inter-Via CD and PEB Amount Correlation in Dual Damascene Process.....164</b>	<b>3-18</b>
Xinruo Su, XueBing Zhao, Yuan Li and Jun Wang <i>Semiconductor Manufacturing North China Corporation, Beijing, China</i>	
<b>Manufacturing Process Optimization of Polycrystalline Aluminum and Aluminum Alloy on SiO<sub>2</sub>/Si.....167</b>	<b>3-34</b>
Ping Linda Zhang <sup>1</sup> , Ping Huang <sup>2</sup> , Zhongyuan Jin <sup>2</sup> and C.C. Han <sup>3</sup> <sup>1</sup> <i>Richmond Star High-Tech Consulting, Richmond, BC, Canada</i> <sup>2</sup> <i>Shanghai SIM-BCD semiconductor Co. Ltd., Shanghai, China</i> <sup>3</sup> <i>TDK Headway Technologies Inc., Milpitas, California, USA</i>	
<b>The Etching Morphology of Silver Study by Inductively Coupled Ar-Based Plasmas.....170</b>	<b>3-43</b>
Qingqing Lian, Ruiping Zhu, Wang Jing, Hailong Liu and Zhongwei Jiang <i>NAURA Microelectronics Equipment CO., Ltd, Beijing, China</i>	
<b>The Improvement of Resistance Al-Cu Alloy Cl-Corrosion Resistance.....173</b>	<b>3-1</b>
Shifeng Zou, Chengjie Wang, Jun Liu and Yun Xu <i>Shanghai Huahong Grace Semiconductor Manufacturing Corporation, China</i>	
<b>Study on Low Power Back-Side Deep Trench Isolation Etching on Stack-BSI CMOS Image Sensor.....176</b>	<b>3-13</b>
Zhuo Yin <sup>1,2</sup> , Jianjun Li <sup>2</sup> , Xinruo Su <sup>2</sup> , Dejing Ma <sup>2</sup> , Hanming Wu <sup>3</sup> and Xing Zhang <sup>2</sup> <sup>1</sup> <i>School of Software and Microelectronic, Peking University, Beijing, China</i> <sup>2</sup> <i>Semiconductor Manufacturing International Corporation (SMIC), Beijing, China</i> <sup>3</sup> <i>School of Microelectronics, Zhejiang University, Hangzhou, China</i>	
<b>Exploring Gate-Cut Patterning Approaches Using Simulation and Defect Modelling.....179</b>	<b>3-24</b>
Sun Li Fei, Wang Qing Peng, Zhang Ji Hong and Chi Yu Shan <i>Lam Research Service Co., Ltd., Shanghai, China</i>	
<b>HNA Wet Etching Optimization in Wafer Thinning of BSI Process.....183</b>	<b>3-25</b>
Pengfei Lyu <sup>1</sup> , Mingyuan Xiang <sup>1</sup> , Jia Xu <sup>1</sup> , Tianhao Zhang <sup>1</sup> , Quan Zhang <sup>2</sup> and Qingpeng Zhao <sup>2</sup> <sup>1</sup> <i>Lam Research Service Co., Ltd, Shanghai, China</i> <sup>2</sup> <i>Shanghai Huali Microelectronics Corporation, Shanghai, China</i>	
<b>Si<sub>3</sub>N<sub>4</sub> Plasma Etch Study for Optimized Morphology Performance.....187</b>	<b>3-29</b>
Quanbao Li, Xiaohui Ren, Jihong Zhang and Yushan Chi <i>Lam Research Service Co., Ltd, Shanghai, China</i>	

**Silicon Wafer Uniformity and Roughness Control by Spin Etch D and Spin Etch E on Wafer Thinning.....191** 3-32

PinChang Li<sup>1</sup>, GuoMing Lin<sup>1</sup> and SiYang Long<sup>2</sup>  
<sup>1</sup>Lam Research Service Co., Ltd, Shanghai, China  
<sup>2</sup> CanSemi, Guangdong, China

**Peeling Defect Studying with N<sub>2</sub>/H<sub>2</sub> Plasma during Carbon-based Recess Etch.....194** 3-40

Jinrong Wu<sup>1</sup>, Junwen Huang<sup>1</sup>, Taojun Zhuang<sup>1</sup>, Weijun Luo<sup>1</sup>, Victor Fang<sup>1</sup>, Chris Lansford<sup>1</sup>, Yun Chen<sup>2</sup>, Martin Liu<sup>2</sup> and Scott Shao<sup>2</sup>  
<sup>1</sup>Lam Research Corporation, Wuhan, Hubei Province, China  
<sup>2</sup>Yangtze Memory Technologies Co., Ltd, Wuhan, Hubei Province, China

## Chapter IV – Thin Film, Plating and Process Integration

**Improvement of Fin Bridge Defect for FinFETs Technology.....197** 4-1

Junhong Zhao, Hai Zhao and Jiwei Zhang  
*Semiconductor Manufacturing International Corp., Shanghai, China*

**Mechanism of Reverse Leakage Current in Schottky Diodes Involving Velocity Overshoot.....201** 4-34

W.S. Lau  
*Nanyang Technological University (Retired), School of EEE, Singapore*

**Improvement of Wafer Edge Defect For FinFETs Technology.....203** 4-12

Junhong Zhao, Hai Zhao and Jiwei Zhang  
*Semiconductor Manufacturing International Corp., Shanghai, China*

**STI Gap-Fill Technology and Flowable CVD Process Application.....208** 4-42

Yan.Sun and SiMeng.Wei  
*Beijing NAURA Microelectronics Equipment Co., Beijing, Chin*

**Investigation of Physical Properties and Thermal Stability of Ultra-Thin TiN/HfO<sub>2</sub> Film Stack Prepared By Atomic Layer Deposition.....210** 4-4

Yiqun Liu, Qingqing Wu, Xiang Lv, Gang Chen and Jianjun Zhu  
*Shanghai IC R&D Center, Zhangjiang Hi-Tech Park, Shanghai, China*

**Mechanism B I-V Symmetry for MIM Capacitors Used in Microelectronics.....213** 4-33

W.S. Lau  
*Nanyang Technological University (Retired), School of EEE, Singapore*

**Optimization of Selective Inhibition for Void-Suppressed Tungsten Gap-fill.....215** 4-9

Xin Gan  
*Lam Research (Shanghai) Co., Ltd. Wuhan Branch, Wuhan, China*

**Machine Learning Assisted In-situ Sensing and Detection on System of PECVD Depositing Hydrogenated Silicon Films.....217** 4-13

Zong-Wei Shang<sup>1</sup>, Qian Yu-Pu Yang<sup>1</sup>, Hsiao-Han Lo<sup>1</sup>, Wei-Lun Chen<sup>1</sup>, Song-Ho Wang<sup>1</sup>, Te-yun Lu<sup>1</sup>, Hsueh-Er Chang<sup>1</sup>, Peter J. Wang<sup>2</sup>, Walter Lai<sup>2</sup>, Yiin-kuen Fuh<sup>1</sup> and Tomi T. Li<sup>1</sup>

<sup>1</sup>*Department of Mechanical Engineering, National Central University, Taoyuan City, Taiwan, China*

<sup>2</sup>*Delta Electronics, Inc., Taoyuan City, Taiwan, China*

**Investigation on Channel Plasma Effect in Doped Tin-Oxide Thin-Film Transistors Using Experiments and Simulation.....221 4-2**

Zong-Wei Shang<sup>1</sup>, Qian Xu<sup>1</sup>, Guan-You He<sup>1</sup>, Zhi-Wei Zheng<sup>1</sup> and Chun-Hu Cheng<sup>2</sup>

<sup>1</sup>*School of Electronic Science and Engineering, Xiamen University, Xiamen, China*

<sup>2</sup>*Dept. of Mechatronic Engineering, National Taiwan Normal University, Taipei, Taiwan, China*

**Optimization of SiGe Selective Epitaxial Growth for Advanced FDSOI Technology.....224 4-11**

Yongyue Chen, Jun Tan and Haifeng Zhou

*Research and Development Dept., Shanghai Huali Integrated Circuit Corporation,*

*Shanghai, China*

**Influence of Different Pressures on Characteristics of Plasmas in PECVD Chamber.....226 4-29**

Xingyu Li<sup>1</sup>, Yongjie Hu<sup>1</sup>, Jie Yuan<sup>1</sup>, Lulu Guan<sup>1</sup>, Xiaobo Liu<sup>2</sup>, Dongdong Hu<sup>2</sup>, Lu Chen<sup>2</sup>, Kaidong Xu<sup>1,2</sup> and Shiwei Zhuang<sup>1</sup>

<sup>1</sup>*School of Physics and Electronic Engineering, Jiangsu Normal University, Xuzhou, China*

<sup>2</sup>*Jiangsu Leuven Instruments Co. Ltd, Xuzhou, China*

**Investigation of the Optical Properties of a-Si:H films Deposited by PECVD Using Various Experimental Techniques.....228 4-31**

Yudong Zhang<sup>1,2</sup>, Xingyu Li<sup>1,2</sup>, Jiale Tang<sup>1,2</sup>, Yongjie Hu<sup>1,2</sup>, Jie Yuan<sup>1,2</sup>, Lulu Guan<sup>1,2</sup>, Hushan Cui<sup>2</sup>, Guanghui Ding<sup>2</sup>, Xinying Shi<sup>1</sup>, Kaidong Xu<sup>1,2</sup> and Shiwei Zhuang<sup>1</sup>

<sup>1</sup>*School of Physics and Electronic Engineering, Jiangsu Normal University, Xuzhou, China*

<sup>2</sup>*Jiangsu Leuven Instruments Co. Ltd, Xuzhou, China*

## **Chapter V – CMP and Post-Polish Cleaning**

**Copper Corrosion Issue Analysis and Study on Advanced CMP Process.....230 5-13**

Lei Zhang, Yuanyuan Meng, Yi Xian, Wei Zhang, Haifeng Zhou, Jingxun Fang and Yu Zhang

*Shanghai Huali Integrated Circuit Corporation, Shanghai, China*

**Effect of Oxone and Peroxodisulphates on the Chemical Mechanical Polishing Efficiency of C-Plane GaN.....233 5-23**

Yebo Zhu<sup>1,2</sup>, Xinhuan Niu<sup>1,2</sup>, Ziyang Hou<sup>1,2</sup>, Yinchuan Zhang<sup>1,2</sup> and Yanan Lu<sup>1,2</sup>

<sup>1</sup>*School of Electronics and Information Engineering, Hebei University of Technology, Tianjin, China*

<sup>2</sup>*Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China*

**Preparation of ZnO Doped SiO<sub>2</sub> Abrasive and Chemical Mechanical Polishing Performance on C-Plane Sapphire Substrate.....236 5-24**

Ziyang Hou<sup>1,2</sup>, Xinhuan Niu<sup>1,2</sup>, Yanan Lu<sup>1,2</sup>, Yinchan Zhang<sup>1,2</sup>, Yebo Zhu<sup>1,2</sup> and Yangang He<sup>1,2</sup>

*<sup>1</sup>School of Electronics and Information Engineering, Hebei University of Technology  
Tianjin, China*

*<sup>2</sup>Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China*

**Analysis of Main Physical Factors of Chemical Mechanical Polishing About Lithium Tantalate.....239** **5-38**

Ye Li<sup>1,2</sup>, Baoguo Zhang<sup>1,2</sup>, Haoran Li<sup>1,2</sup>, Xiaofan Yang<sup>1,2</sup>, Wei Wei<sup>1,2</sup> and Zhaoxia Yang<sup>1,2</sup>

*<sup>1</sup>School of Electronics and Information Engineering, Hebei University of Technology Tianjin, China*

*<sup>2</sup>Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China*

**Effect of FA/O II Surfactant as a Complex Non-Ionic Surfactant on Copper CMP.....242** **5-22**

Yinchan Zhang<sup>1,2</sup>, Xinhuan Niu<sup>1,2</sup>, Jiakai Zhou<sup>1,2</sup>, Chenghui Yang<sup>1,2</sup>, Ziyang Hou<sup>1,2</sup> and Yebo Zhu<sup>1,2</sup>

*<sup>1</sup>School of Electronics and Information Engineering, Hebei University of Technology  
Tianjin, China*

*<sup>2</sup>Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China*

**Research on Ultra-Precision Polishing Process of Semiconductor Wafer Surface Based on Disc Hydrodynamic Polishing.....245** **5-28**

Jiang Xiang-min<sup>1</sup>, Jiang Xiaoxiong<sup>2</sup>, Lin Bin<sup>1</sup> and Cao zhong-chen<sup>1</sup>

*<sup>1</sup>Key Laboratory of Advanced Ceramics and Machining Technology, Ministry of Education, Tianjin University, Tianjin, China*

*<sup>2</sup>Laboratory of Science and Technology on Marine Navigation and Control, China State Shipbuilding Corporation, Tianjin, China*

**Investigation of Factor Inducing Edge Over Erosion During Chemical Mechanical Polishing.....248** **5-4**

Lixiao Wu<sup>1</sup>, Sookap Hahn<sup>2</sup> and Changfeng Yan<sup>1</sup>

*<sup>1</sup>School of Mechanical & Electrical Engineering, Lanzhou University of Technology, Lanzhou, China,*

*<sup>2</sup>SKW Associates, Santa Clara, CA, USA*

**Sub-Nano Depth Scratches on Various Crystal Surfaces During Chemical Mechanical Polishing.....251** **5-35**

Xiaolong Han, Zhuji Jin and Ping Zhou

*Key Laboratory for Precision and Non-traditional Machining Technology of Ministry of Education, Dalian University of Technology, Dalian, China*

**Effects of Surfactants on Cu-Co Galvanic Corrosion in Post-CMP Cleaning.....253** **5-32**

Yazhen Wang<sup>1,2</sup>, Baimei Tan<sup>1,2</sup>, Shihao Zhang<sup>1,2</sup>, Mengrui Liu<sup>1,2</sup> and Xiaoqin Sun<sup>1,2</sup>

*<sup>1</sup>School of Electronic Information Engineering, Hebei University of Technology, Tianjin, China*

*<sup>2</sup>Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China*

- Research on Improvement of CMP Thickness Uniformity Control on Wafer Edge Defocus Defects.....257** 5-15  
 Zengyi Yuan, Kai Wang, Hunglin Chen and Yin Long  
*Shanghai Huali Microelectronics Corporation, Shanghai, China*
- Study on Dispersion of Nano-Diamond During the Heat Treatment Process.....262** 5-17  
 Song Yuan and Xiaoguang Guo  
*Key Laboratory for Precision and Non-Traditional Machining Technology of Ministry of Education, Dalian University of Technology, Dalian, China*
- Development of a Standard Evaluation System to Characterize and Quantify Pad Foam Morphology for Chemical Mechanical Polishing (CMP).....265** 5-19  
 Qi Zhang<sup>1</sup>, Zhenyun Chu<sup>2</sup> and Zhichao Li<sup>3</sup>  
<sup>1</sup>*School of Mechanical Engineering, Yangzhou University, Yangzhou, Jiangsu, China*  
<sup>2</sup>*College of Mechanical and Electronic Engineering, Shandong University of Science and Technology, Qingdao, Shandong, China*  
<sup>3</sup>*Dept. of Industrial & System Engineering, North Carolina Agricultural & Technology State University, Greensboro, North Carolina, USA*
- Chemical Mechanical Polishing of Semiconductor Wafers: Surface Element Modeling and Simulation to Predict Wafer Surface Shape.....268** 5-20  
 Qi Zhang<sup>1</sup>, Zhen Li<sup>2</sup>, Houjun Qi<sup>2</sup> and Zhichao Li<sup>3</sup>  
<sup>1</sup>*School of Mechanical Engineering, Yangzhou University, Yangzhou, Jiangsu, China*  
<sup>2</sup>*Tianjin Key Lab of High Speed & Precision Machining, Tianjin University of Technology and Education, Tianjin, China*  
<sup>3</sup>*Dept. of Industrial & System Engineering, North Carolina A&T State University, Greensboro, North Carolina, USA*
- Effect of PASP Inhibitor on Cu-Co Galvanic Corrosion.....270** 5-29  
 Haoran Li<sup>1,2</sup>, Baoguo Zhang<sup>1,2</sup>, Ye Li<sup>1,2</sup>, Xiaofan Yang<sup>1,2</sup>, Wei Wei<sup>1,2</sup> and Zhaoxia Yang<sup>1,2</sup>  
<sup>1</sup>*School of Electronics and Information Engineering, Hebei University of Technology Tianjin, China*  
<sup>2</sup>*Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China*
- Role of 1-H Carboxyl Benzotriazole as Corrosion Inhibitor for Cobalt "Bulk Step" CMP in H<sub>2</sub>O<sub>2</sub> Based Alkaline Slurry.....273** 5-31  
 Shuangshuang Lei<sup>1</sup>, Chenwei Wang<sup>1</sup> and Shengli Wang<sup>2</sup>  
<sup>1</sup>*School of Electronic Information Engineering, Hebei University of Technology, Tianjin, China*  
<sup>2</sup>*Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China*
- Effect of TTA-K as Inhibitor on Cu/Ru/Tan Structure Based Patterned Wafer CMP.....276** 5-33  
 Yuan Tian<sup>1,2</sup>, Chenwei Wang<sup>1,2</sup>, Jianwei Zhou<sup>2</sup>, Chen Xu<sup>1,2</sup>, Xue Zhang<sup>1,2</sup> and Chao Wang<sup>1,2</sup>  
<sup>1</sup>*School of Electronic Information Engineering, Hebei University of Technology, Tianjin, China*  
<sup>2</sup>*Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China*

**Role of FA/O II Complexing Agent and Bit on Dishing and Erosion Reduction During Cu Barrier CMP.....279** 5-34

Zhihui Cui, Hongdong Zhao, Yuling Liu and Chenwei Wang

<sup>1</sup>*School of Electronic Information Engineering, Heibei University of Technology*

<sup>2</sup>*Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China*

**Investigation on the Material Removal Process of Copper by a Single Pad Asperity.....281** 5-36

Haipeng Li, Lin Wang, Ying Yan and Ping Zhou

*Key Laboratory for Precision and Non-traditional Machining Technology of Ministry of Education, Dalian University of Technology, Dalian, China*

**Measurement and Characterization of Surface Roughness of Polishing Pad.....284** 5-37

Changyu Hou, Lin Wang, Ying Yan and Ping Zhou

*Key Laboratory for Precision and Non-traditional Machining Technology of Ministry of Education, Dalian University of Technology, Dalian, China*

## Chapter VI – Metrology, Reliability and Testing

**Implementation of Spectral Interferometry for Enhanced Critical Dimensions Optical Metrology.....287** 6-41

Dror Shafir, Roy Shtainman and Igor Turovets

*Nova measuring instruments, Rehovot, Israel*

**Advantages of Picosecond Ultrasonic Technology for Advanced RF Metrology.....290** 6-37

Johnny Dai<sup>1</sup>, Johnny Mu<sup>2</sup>, Cheolkyu Kim<sup>3</sup> and Priya Mukundhan<sup>1</sup>

<sup>1</sup>*Onto Innovation, 550 Clark Drive, Budd Lake, NJ, USA*

<sup>2</sup>*Onto Innovation, Shanghai, China*

<sup>3</sup>*Onto Innovation, Sungnam-si, Gyunggi-do, Korea*

**Inline Thickness Measurement for Thick Amorphous Silicon Film by Spectroscopic Ellipsometry Method.....293** 6-33

Bo Zhang<sup>1</sup>, Xiaoxu Kang<sup>2</sup> and Guangping Hua<sup>1</sup>

<sup>1</sup>*Shanghai Huahong Grace Semiconductor Manufacturing Corporation, Shanghai, China*

<sup>2</sup>*Process Technology Department, Shanghai IC R&D Center, Shanghai, China*

**Mask Design Method for Un-Patterned Dark Field Defect Inspection System.....296** 6-40

Chao Liu<sup>1,2</sup>, Shuang Xu<sup>1,2</sup>, Cheng Liao<sup>1,2</sup> and Yufei Liu<sup>1,2</sup>

<sup>1</sup>*Key Laboratory of Metallurgical Equipment and Control Technology, Wuhan University of Science and Technology, Wuhan, China*

<sup>2</sup>*Hubei Key Laboratory of Mechanical Transmission and Manufacturing Engineering, Wuhan University of Science and Technology, Wuhan, China*

**An Efficient Way of Developing 5G MIMO Transceiver Test on ATE.....299** 6-5

Hao Chen, Wensen Lin and Xuequan Chen

*Advantest (China) Co., Ltd., Shanghai, China*

<b>Complex Protocol Construct System on ATE Platform.....303</b>	<b>6-8</b>
Xin Song and Man Cao <i>Advantest (China) Co., Ltd., Shanghai, China</i>	
<b>Universal Semiconductor ATPG Solutions for ATE Platform Under the Trend of AI and ADAS.....307</b>	<b>6-14</b>
Qimeng Wang, Zhonghe Tian, Xi He, Ziteng Xu, Mingjie Tang, Shenqi Cai and Wei Zong <i>Advantest (China) Co., Ltd., Shanghai, China</i>	
<b>Picosecond Imaging Circuit Analysis of CMOS Circuits Using SIL Measurement.....310</b>	<b>6-9</b>
Shang Chih Lin and Frank Yong <i>Gallant Precision Machining Co., Hsinchu, Taiwan, China</i>	
<b>Backside Defect Monitoring Strategy Aand Improvement in the Advanced Semiconductor Manufacturing.....314</b>	<b>6-26</b>
JianGang Zhou, Hungling Chen, Yin Long, Kai Wang, Hao Guo and Feijue Liu <i>Shanghai Huali Integrated Circuit Manufacturing Co., Ltd, Shanghai, China</i>	
<b>Convolutional Neural Network (CNN) Based Automated Defect Classification (ADC) With Imbalanced Data.....319</b>	<b>6-28</b>
Hairong Lei, Cho Teh, Zhe Wang, Gino Fu, Lingling Pu and Wei Fang <i>ASML, San Jose, California, USA</i>	
<b>A Novel Wafer-Map Similarity Search System with High Speed and Accuracy.....322</b>	<b>6-16</b>
Chang Xu, Qi-Shi Shi and Ping-fen Shi <i>Fujian Jinhua Integrated Circuit Co., Ltd., Jinjiang, Quanzhou, China</i>	
<b>Reliability Challenges and In-line Metrology – An Effective Approach to Implementation in Advanced Devices.....325</b>	<b>6-42</b>
Daniel Fishman <sup>1</sup> and Sang Hyun Han <sup>2</sup> <i><sup>1</sup>Nova Measuring Instruments, LTD, Rehovot, Israel</i> <i><sup>2</sup>Nova Measuring Instruments, Inc., Fremont CA, USA</i>	
<b>The Gate Length Dependence of Single Event Upset in 14nm Bulk and SOI FinFET SRAM Cells.....328</b>	<b>6-32</b>
Jingyi Liu <sup>1</sup> , Xia An <sup>1</sup> , Gensong Li <sup>1</sup> , Zhexuan Ren <sup>1</sup> , Kunlei Gu <sup>2</sup> and Ru Huang <sup>1</sup> <i><sup>1</sup>Institute of Microelectronics, Peking University, Beijing, China</i> <i><sup>2</sup>Electronic Information Engineering, Anhui University, Anhui, China</i>	
<b>Board-Level Thermal Cycle Simulation and Improvement of 2.5D Large-Size Package.....331</b>	<b>6-7</b>
Shiyu Chen <sup>2</sup> , Dan Yang <sup>2</sup> , Na Mei <sup>2</sup> , Tuobei Sun <sup>2</sup> and Keqing Ouyang <sup>1</sup> <i><sup>1</sup>State Key Laboratory of Mobile Network and Mobile Multimedia Technology</i> <i><sup>2</sup>Department of Packaging and Testing ZTE Corporation, Shen Zhen, China</i>	
<b>Throughput Improvements Via Logistics in Current Semiconductor Factories.....334</b>	<b>6-3</b>
George W Horn and William Podgorski <i>Middlesex Industries SA, Switzerland</i>	

<b>R2R Based Alternating Direction Method of Multi-Parameter Control Strategy.....</b>	<b>336</b>	<b>6-17</b>
Huating Huang, Jingwen Ma and Chang Xu <i>Fujian Jinhua Integrated Circuit Co., Ltd., Jinjiang, Quanzhou, China</i>		
<b>A Dynamic Sampling Algorithm Based on Cost-Risk Assessment Model in Semiconductor Manufacturing.....</b>	<b>339</b>	<b>6-25</b>
Sen Wang, Shijia Yan, Lei Li, Cong Luo, Juan Ai, Qiang Shen, Desheng Wang, Shenglan Ding and Qing Xia <i>Wuhan Xinxin Semiconductor Manufacturing Co., Ltd.(XMC), Wuhan, Hubei, China</i>		
<b>New Register Configuration Solution for High Speed IO Test.....</b>	<b>343</b>	<b>6-1</b>
Tianyu Zhang, Yanfen Fang and Jiaying Xiang <i>Advantest, Shanghai, China</i>		
<b>Effects of Different Gate Stress Conditions on Hot Carrier Injection in High Voltage N-Channel CMOS.....</b>	<b>346</b>	<b>6-2</b>
Lei Li, Sarah Zhou and Kelly Yang <i>Semiconductor Manufacturing International (Shanghai) Corp., Shanghai, China</i>		
<b>A New Solution of Power Management Integrated Circuit One Time Programable Test.....</b>	<b>349</b>	<b>6-4</b>
Yong Liang, L.F. Tao and Colin Xing <i>Global NPI Test Center, NXP Semiconductors (China) Ltd., Tianjin, China</i>		
<b>Investigation Between 2-Terminal and 4-Terminal Kelvin Structure in Terms of WLR IsoEM and PLR EM For Metal Interconnection.....</b>	<b>352</b>	<b>6-6</b>
Dingrui Zhang, Weihai Fan, Jizhou Li and Kelly Yang <i>Q&amp;R, Semiconductor Manufacturing International Corporation (SMIC), Shanghai, China</i>		
<b>The Failure Mechanism of Drain Bias TDDDB and Characterization of Lifetime Model For HV DePMOS.....</b>	<b>355</b>	<b>6-10</b>
Xiumei Song, Weihai Fan, Xiaobo Duan and Qingyuan Qin <i>Q&amp;R, Semiconductor Manufacturing International Corporation(SMIC), Shanghai,China</i>		
<b>Electro-Migration Behavior Study on Metal Line Width and Length of AlCu Interconnects.....</b>	<b>358</b>	<b>6-11</b>
Jizhou Li, Lei Sun and Weihai Fan <i>Semiconductor Manufacturing International (Shanghai) Corp., Shanghai, China</i>		
<b>Experimental Study on Void Growth and EM Performance Under Directional Current Reversal.....</b>	<b>361</b>	<b>6-12</b>
Dingrui Zhang, Weihai Fan, Jizhou Li and Kelly Yang <i>Q&amp;R, Semiconductor Manufacturing International Corporation (SMIC), Shanghai, China</i>		
<b>Defect Principle and Improvement of 28nm Germanium Silicon Epitaxial Growth Process.....</b>	<b>364</b>	<b>6-15</b>
Qu Yan, Cai Kun, Hunglin Chen, Long Yin and Wang Kai <i>ShangHai Huali Intergrated Circuit Corporation Shanghai, China</i>		



<b>The Strong Effect of Spectral Mode and Directional Electrical Field for Nuisance Filtering in Defect Inspection.....366</b>	<b>6-18</b>
Xingdi Zhang, Hunglin Chen, Yin Long and Kai Wang Shanghai Huali Microelectronics Corporation, Shanghai, China	
<b>Impact of the Stress on Reference Voltage of Power SIP Chip Applied in 5G Based Station.....369</b>	<b>6-19</b>
Qiong Jin <sup>2</sup> , Yang Chen <sup>2</sup> , Na Mei <sup>2</sup> , Xiangming Fang <sup>2</sup> , Tuobei Sun <sup>2</sup> and Keqing Ouyang <sup>1</sup> <sup>1</sup> State Key Laboratory of Mobile Network and Mobile Multimedia Technology <sup>2</sup> Department of Packaging and Testing ZTE Corporation, Shen Zhen, China	
<b>A Method to Enhance the Hot Carrier Injection Effect of IonMOS Device.....372</b>	<b>6-20</b>
Shuang Jiao, Chenchen Qiu, Jun Qian and Chang Sun Shanghai Huali Microelectronics Corporation, Shanghai, China	
<b>ATE Test Solution for High Resolution and High Voltage DAC.....374</b>	<b>6-22</b>
Tianyu Zhang, Jian Wang and Juyang Sun Advantest, Shanghai, China	
<b>Machine Learning Based Prediction of Aging Caused Path-Delay Degradation.....377</b>	<b>6-23</b>
Qi Wei <sup>1,2</sup> , Chenfei Wu <sup>1,2</sup> , Jiayong Li <sup>1,2</sup> and Keqing Ouyang <sup>2</sup> <sup>1</sup> State Key Laboratory of Mobile Network and Mobile Multimedia Technology, China <sup>2</sup> Department of back-end design, Sanechips Technology Co., Ltd, Shenzhen, China	
<b>The Inline Detection of Tiny Bubble Defect and Solution for 14nm Photolithography Process.....380</b>	<b>6-27</b>
Yin Long, Cai Kun, Hunglin Chen and Wang Kai Shanghai Huali Integrated Circuit Corporation, Shanghai, China	
<b>WI-FI 6E TEST CHALLENGES ON ATE.....383</b>	<b>6-29</b>
PING WANG, MASON ZHANG, ZHIQIANG BAI, HAIXIA GUO AND ENG-KEONG TAN Advantest (China) Co., Ltd, Shanghai, China	
<b>Next Generation Test Library for RF SOC on ATE.....387</b>	<b>6-30</b>
Ping Wang, Haocheng Yuan, Vincent Lin, Haixia Guo and Goh Frank Global Application and Development Center of ADVANTEST, Shanghai, China	
<b>Wafer Defect Classification Based on DCNN Model.....391</b>	<b>6-31</b>
Pan Tian <sup>1</sup> , Chen Li <sup>1</sup> , Hao Fu <sup>1</sup> , Xueru Yu <sup>1</sup> , Zhengying Wei <sup>2</sup> , Qiliang Ni <sup>2</sup> , Xu Chen <sup>2</sup> , Yunwei Ding <sup>2</sup> , Ruoja Xu <sup>2</sup> and Rui Sun <sup>2</sup> <sup>1</sup> Shanghai Integrated Circuits R&D Center Co., Ltd., Shanghai, China <sup>2</sup> Shanghai HLMC, Shanghai, China	
<b>RESEARCH ON RESTORATION OF COLOR OBJECT IN COMPUTATIONAL HOLOGRAPHY BASED ON GENETIC ALGORITHM.....394</b>	<b>6-34</b>
Yufei Liu <sup>1,2</sup> , Shuang Xu <sup>1,2</sup> , Cheng Liao <sup>1,2</sup> and Chao Liu <sup>1,2</sup>	

<sup>1</sup>Key Laboratory of Metallurgical Equipment and Control Technology, Ministry of Education, Wuhan University of Science and Technology, Wuhan, China

<sup>2</sup>Hubei Key Laboratory of Mechanical Transmission and Manufacturing Engineering, Wuhan University of Science and Technology, Wuhan, China

**Design Optimization of GaAs/AlGaAs Lasers Epitaxially Grown on Si Substrates with Threading Dislocation Density in the Range of  $\sim 10^6$  cm<sup>-2</sup>.....397** 6-35

Yugeng Shi, Bing Wang and Siyuan Yu

*School of Electronics and Information Technology, Sun Yat-sen University, Guangzhou, China*

**Fault Detection of Sensor Data in Semiconductor Processing Using Neural Network with Dynamic Time Wrapping Loss.....400** 6-36

Wang Yong, Lu Jingjing, Chen Xu and Wei Zhengying

*Shanghai Huali Microelectronics Corporation, Shanghai, China*

**Study on Retest Reduction by Minimizing Probe Card Contact Resistance at Wafer Level.....403** 6-46

Hua Li and Deguang Zheng

*Wafer Test Department, NXP Semiconductor (China) Ltd., Tianjin, China*

## Chapter VII – Packaging and Assembly

**Research on the Improvement of Si Performance of High Bandwidth Memory Interface By New 2.5D Silicon Interposer Structure.....407** 7-6

Xiaolang Chen, Jian Pang, Jiangtao Zhang and Tuobei Sun

*Department of Packaging and Testing, ZTE Corporation, Shen Zhen, China*

**A high Performance Six-Pack Double Side Cooled IGBT Module for EV/HEV Applications.....409** 7-17

Yaqing Ma, Jianfeng Li and Hongyao Long

*Zhuzhou CRRC Times Electric UK Innovation Center, Solihull, United Kingdom*

**Ashing Process on Warpage Wafer With Low Damage.....412** 7-5

Zihan Dong, Yuanwei Lin and Yuwei Kong

*Department of Semiconductor Etching, NAURA Technology Group Co., Ltd., Beijing, China*

**Numerical Study on the Effect of Graphene Sheet Alignment on Thermal Conductance of Graphene Form.....415** 7-14

- Pei Lu<sup>1</sup>, Hang Yin<sup>1</sup>, Huihui Wang<sup>1</sup>, Yong Zhang<sup>1</sup>, Yan Zhang<sup>1</sup> and Johan Liu<sup>1,2</sup>  
<sup>1</sup> *School of Mechatronics Engineering and Automation, Shanghai University, Shanghai, China*  
<sup>2</sup> *Department of Microtechnology and Nanoscience, Chalmers University of Technology, SE-Gothenburg, Sweden*
- First Pass Yield Gain Strategies During Tri-Temperature Automotive Package Test.....418** 7-8  
 Jerry J. Broz and Bret A. Humphrey  
*International Test Solutions, Inc., Reno, Nevada, USA*
- Research on the Thermal Reliability of Multi-Unit Power Integrated Module.....422** 7-9  
 Juan Hu<sup>1,2</sup>, Jie Bao<sup>2</sup>, Li Wang<sup>2</sup> and Sha Lu<sup>2</sup>  
<sup>1</sup> *College of Mechanical and Electrical Engineering, Huangshan University, Huangshan, China*  
<sup>2</sup> *Engineering Technology Research Center of Intelligent Microsystem of Anhui Province, Huangshan, China*
- A Study of Thermal Interface Materials with Different Thermal Conductivity for HFCBGA Package.....426** 7-7  
 Feng Wang<sup>1</sup>, Na Mei<sup>1</sup>, Yuanting Lai<sup>1</sup>, Tuobei Sun<sup>1</sup> and Keqing Ouyang<sup>2</sup>  
<sup>1</sup> *Department of Packaging and Testing, ZTE Corporation., Nanhsan District, Shenzhen, China*  
<sup>2</sup> *State Key Laboratory of Mobile Network and Mobile Multimedia Technology*
- A Novel Multifunctional Single-Layer Adhesive Used for both Temporary Bonding and Mechanical Debonding in Wafer-Level Packaging Applications.....429** 7-19  
 Wenkai Cheng, Yubao Wang, Debbie Blumenshine, Xiao Liu, Dongshun Bai and Rama Puligadda  
*Brewer Science, Inc. Rolla, Missouri, USA*
- Research on the Design and Fabrication of Aluminum Nitride Microwave Multilayer Ceramic Package.....433** 7-10  
 Lin-jie Liu, Zhen-tao Yang and Zan Ren  
*The 13th Research Institute, CETC, Shijiazhuang, China*
- A Micro Soldering Method to Improve Strength Between Bonding Pad and Wire.....435** 7-11  
 Li He<sup>1,2</sup>, Zhang Jie<sup>1,2</sup>, Yang Kai<sup>1,2</sup> and Wang Xi<sup>1,2</sup>  
<sup>1</sup> *Microsystem & Terahertz Research Center, China Academy of Engineering Physics (CAEP), Chengdu, China*  
<sup>2</sup> *Institute of Electronic Engineering, CAEP, Mianyang, China*
- Effect of Bi Content on the Microstructure and Mechanical Properties of Cu/Sn-XBi/Cu Solder Joints after Soldering and Aging.....438** 7-15  
 Mingliang Huang, Renyong Wu and Jing Ren  
*School of Materials Science and Engineering, Dalian University of Technology Dalian, China*

## Chapter VIII – MEMS, Sensors and Emerging Semiconductor Technologies

<b>Non-Destructive High-Resolution Tomographic Cross-Sectional Imaging on Suspended Structures Inside a MEMS Package.....441</b>	<b>8-2</b>
<i>Dai Haiwen, Zhao Si Ping, Lim Meng Keong, Jagdish Saraswatula and Michael Rauscher ZEISS Process Control Solutions, Carl Zeiss Pte Ltd, Singapore</i>	
<b>Wafer Defect Map Similarity Search Using Deep Learning in Semiconductor Manufacturing.....444</b>	<b>8-3</b>
<i>Sen Wang, Shijia Yan, Qiang Shen, Cong Luo, Juan Ai, Lei Li, Desheng Wang, Shenglan Ding and Qing Xia Wuhan Xinxin Semiconductor Manufacturing Co., Ltd.(XMC), Wuhan , Hubei, China</i>	
<b>Design of CMOS Terahertz Detector Array Based on Surface Plasmon Resonance Antenna.....448</b>	<b>8-1</b>
<i>Haoyu Zhu<sup>1</sup>, Ke Wang<sup>1</sup>, Chang Liu<sup>1</sup>, Xiaoli Ji<sup>1</sup> and Yiming Liao<sup>2</sup> <sup>1</sup>Institute of the electronic Science and Engineering, Nanjing University, China <sup>2</sup>School of Electronic and Optical Engineering, Nanjing University of Science and Technology, Nanjing, China</i>	
<b>Reduction of Random Telegraph Signal Noise By Optimizing Deep Trench Isolation Process for Backside Illuminated CMOS Image Sensor.....451</b>	<b>8-4</b>
<i>Chunshan Zhao, Bai Kang, Wuzhi Zhang, Yamin Cao and Wei Zhou Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	
<b>A MEMS Micro-Tweezers for Precision Micro Fabricating and Assembly.....454</b>	<b>8-5</b>
<i>Zhang Hao<sup>1,2</sup>, Dong Chenglong<sup>1,2</sup>, Li He<sup>1,2</sup>, Zhang Jie<sup>1,2</sup> and Wang Xi<sup>1,2</sup> <sup>1</sup>Microsystem &amp; Terahertz Research Center, China Academy of Engineering Physics (CAEP), Chengdu, , China <sup>2</sup>Institute of Electronic Engineering, CAEP, Mianyang, China</i>	
<b>Design of Millimeter Wave Transceiver Isolation System Based on Polarization Converter and Grating.....457</b>	<b>8-6</b>
<i>Jiabin Liu<sup>1</sup>, Ke Wang<sup>1</sup>, Yaozu Guo<sup>1</sup>, Xiaoli Ji<sup>1</sup>, Ping Han<sup>1</sup>, Feng Yan<sup>1</sup> and Yiming Liao<sup>2</sup> <sup>1</sup>School of the Electronic Science and Engineering, Nanjing University <sup>2</sup>School of Electronic and Optical Engineering, Nanjing University of Science and Technology</i>	
<b>A Combination Design of 3D Depth Imaging and 2D Intensity Imaging SPAD Device Circuit.....460</b>	<b>8-7</b>
<i>Xiangshun Kong, Guisheng Zhao, Xiong Yang, Hao Chen, Feng Yan and Cheng Mao Nanjing University, Nanjing, Jiangsu, China</i>	
<b>A Study on Pixel Performance of DCG CMOS Image Sensor Through Optimizing Implant Condition.....463</b>	<b>8-8</b>
<i>Mao Junxia Shanghai Huali Micro Electronics Co., Ltd</i>	

## Chapter IX – Design Automation of Circuit and Systems

<b>Stochastic Circuit Design Based on Exact Synthesis.....465</b>	<b>9-9</b>
Xiang He and Zhufei Chu <i>EECS, Ningbo University, Ningbo, China</i>	
<b>Proactive Supply Noise Mitigation and Design Methodology for Robust VLSI Power Distribution.....468</b>	<b>9-2</b>
Masanori Hashimoto and Jun Chen <i>Department of Information Systems Engineering, Osaka University, Osaka, Japan</i>	
<b>Impact of Supply Noise on Nano-Meter VLSI Design: Hard or Soft Threshold?.....472</b>	<b>9-16</b>
Chenyi Wen, Yue Cai and Cheng Zhuo <i>College of Information Science &amp; Electronic Eng., Zhejiang University, Hangzhou, China</i>	
<b>Modeling of CMOS Transistors from 0.18<math>\mu</math>m Process by Artificial Neural Network.....476</b>	<b>9-14</b>
JiaHao Wei <sup>1</sup> , Tian Zhao <sup>1</sup> , Zheng Zhang <sup>2</sup> and Jing Wan <sup>1</sup> <sup>1</sup> <i>State key lab of ASIC and System, School of Information Science and Engineering, Fudan University, Shanghai, China</i> <sup>2</sup> <i>Suzhou Foohu Technology Co., Ltd., China</i>	
<b>Valid Test Pattern Identification for VLSI Adaptive Test.....479</b>	<b>9-27</b>
Tianming Ni <sup>1</sup> and Tai Song <sup>2</sup> <sup>1</sup> <i>College of Electrical Engineering, Anhui Polytechnic University, Wuhu, China</i> <sup>2</sup> <i>School of Microelectronics, Hefei University of Technology, Hefei, , China</i>	
<b>Effective Radiation Damage to Floating Gate of Flash Memory.....483</b>	<b>9-24</b>
C.-Z. Chen <sup>1,3</sup> , David Y. Hu <sup>3</sup> and Hanming Wu <sup>2,3</sup> <sup>1</sup> <i>University of Chinese Academy of Sciences, Huairou, Beijing, China</i> <sup>2</sup> <i>School of Micro-nanoelectronics, Zhejiang University, Hangzhou, China</i> <sup>3</sup> <i>EtownIP Microelectronics, Beijing, China</i>	
<b>A CNN Accelerator With Embedded RISC-V Controllers.....486</b>	<b>9-23</b>
Li Zhang, Xian Zhou and Chuliang Guo <i>College of Information Science &amp; Electronic Engineering, Zhejiang University, Hangzhou, China</i>	
<b>A Low-Bit Quantized and HLS-Based Neural Network FPGA Accelerator for Object Detection.....489</b>	<b>9-7</b>
Jiaming Huang <sup>1</sup> , Junyan Yang <sup>2</sup> , Saisai Nui <sup>2</sup> , Hang Yi <sup>3</sup> , Wei Wang <sup>3</sup> and Hai-Bao Chen <sup>1</sup> <sup>1</sup> <i>School of Electronic Information and Electrical Engineering Shanghai Jiaotong University, Shanghai, China</i> <sup>2</sup> <i>Shanghai Aerospace Control Technology Institute, Shanghai, China</i> <sup>3</sup> <i>Beijing Institute of Astronautical Systems Engineering, Beijing, China</i>	
<b>Mapping Convolutional Neural Networks Onto Neuromorphic Chip for Spike-Based Computation.....492</b>	<b>9-8</b>
Chenglong Zou <sup>1,2</sup> , Xiaoxin Cui <sup>1</sup> , Yisong Kuang <sup>1</sup> and Xinan Wang <sup>2</sup> <sup>1</sup> <i>Institute of Microelectronics, Peking University, Beijing, China</i> <sup>2</sup> <i>School of ECE, Peking University Shenzhen Graduate School, Shenzhen, China</i>	
<b>Nonlinear Quantization for In-SRAM Multi-Bit MAC Design.....495</b>	<b>9-22</b>
Shuo Chen <sup>1</sup> , Xudong Lu <sup>1</sup> , Zhanxi Pang <sup>1</sup> , Shaodi Wang <sup>2</sup> , Cheng Zhuo <sup>1</sup> and Xunzhao Yin <sup>1</sup>	

<sup>1</sup>Zhejiang University, Hangzhou, China

<sup>2</sup>WITIN Tech Co. Ltd., Beijing, China

- ApproxDNNFlow: An Evaluation and Exploration Framework for DNNs with Approximate Multipliers.....499** 9-18  
Jide Zhang, Su Zheng and Lingli Wang  
*School of Microelectronics, Fudan University, Shanghai, China*
- A Novel Toffoli Gate Design Using Quantum-dot Cellular Automata.....502** 9-10  
Huiming Tian and Zhufei Chu  
*EECS, Ningbo University, Ningbo, China*
- The Study of TSV-Induced and Strained Silicon-Enhanced Stress in 3D-IC.....505** 9-33  
Jindong Zhou, Youliang Jing and Pingqiang Zhou  
*School of Information Science and Technology, ShanghaiTech University, Shanghai, China*
- Design of Ternary Logic Based on RERAM Crossbars.....508** 9-35  
Weiyi Liu<sup>1</sup>, Yanan Sun<sup>1</sup>, Weifeng He<sup>1</sup>, Qin Wang<sup>1</sup> and Weikang Qian<sup>2</sup>  
<sup>1</sup>*Department of Micro-Nano Electronics,*  
<sup>2</sup>*University of Michigan-Shanghai Jiao Tong University Joint Institute, Shanghai Jiao Tong University, Shanghai, China*
- An Economic Layout Solution with 20  $\mu$ m Scribe Line and Integrated Test Pad Based on 55 nm Platform.....511** 9-11  
Yang Zhao, Chengdong Liang, Luchen, Jianning Deng and Liangliang He  
*Shanghai Huali Microelectronics Corporation (HLMC), Shanghai, China*
- A MobileNet Accelerator with High Processing-Element-Efficiency on FPGA.....514** 9-13  
Jiale Xiao, Yonghao Chen and Tao Su  
*School of Electronics and Information Technology, Sun Yat-sen University, Guangzhou, Guangdong, China*
- Isolated Word Speech Recognition Based on BNN and Its Hardware Implementation.....517** 9-20  
Xin Liu<sup>1,2</sup>, Kefei Liu<sup>1,2</sup>, Xiaoxin Cui<sup>1,2</sup> and Yuan Wang<sup>1,2</sup>  
<sup>1</sup>*Key Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics Peking University, Beijing, China*  
<sup>2</sup>*Beijing Laboratory of Future IC Technology and Science, Peking University, Beijing, China*
- Automated Recognition of Wafer Backside Image Based on a Hierarchical Model.....521** 9-26  
Junjun Zhuang<sup>1</sup>, Zeyi Wang<sup>2</sup>, Ming Guo<sup>2</sup>, Guiyun Mao<sup>1</sup>, Yong Wang<sup>1</sup>, Xu Chen<sup>1</sup>, Yansheng Wang<sup>2</sup> and Zhengying Wei<sup>1,2</sup>  
<sup>1</sup>*Shanghai Huali Microelectronics Corporation, Shanghai, China*  
<sup>2</sup>*Shanghai Huali Integrated Circuit Corporation, Shanghai, China*
- A Homeostasis Based Enhanced Training Method in Spiking Neural Networks for Pattern Recognition.....525** 9-32  
Guanbin Yang<sup>1,2</sup>, Dunshan Yu<sup>1,2</sup>, Song Jia<sup>1,2</sup>, Xiaoxin Cui<sup>1,2</sup> and Yuan Wang<sup>1,2</sup>  
<sup>1</sup>*Key Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China*  
<sup>2</sup>*Beijing Laboratory of future IC technology and science, Peking University, Beijing, China*

**Optimizing the Energy Efficiency of Switched-Capacitor Converters in Multiprocessor System-On-Chips with a Preset DVFS Policy.....528** **9-34**

Linfeng Zheng<sup>1,2,3</sup> and Pingqiang Zhou  
*ShanghaiTech University, Shanghai, China*

<sup>2</sup>*Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, Shanghai, Chi*

<sup>3</sup>*University of Chinese Academy of Sciences, Beijing, China*

**Automatic Digital Modeling for Analog Blocks in Mixed Signal Verification.....531** **9-36**

Yangyang Leng, Zuochang Ye, Jian Xin, Zhikai Wang and Yan Wang  
*The Institute of Microelectronics, Tsinghua University, Beijing, China*