2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL 2021)

Virtual Conference 25 – 27 May 2021



IEEE Catalog Number: CFP21034-POD ISBN:

978-1-7281-9225-3

Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP21034-POD

 ISBN (Print-On-Demand):
 978-1-7281-9225-3

 ISBN (Online):
 978-1-7281-9224-6

ISSN: 0195-623X

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA

Phone: (845) 758-0400 Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL) ISMVL 2021

Table of Contents

Welcome from the Symposium Chair .ix.
Message from the Program Chair x
Symposium Committees xi
Program Committees xii
ISMVL 2021 Reviewers xiv
Session 1: Bent & Classification Functions
Construction of Ternary Plateaued Functions from Quadratic Forms for Ternary Bent
Functions 1. Milena Stankovic (University of Nis, Serbia), Claudio Moraga (TU Double of Nis Company and Technical University Chile) and
Dorimuna University, Germany ana Technical University, Chile), and
Radomir Stankovic (Mathematical Institute of the SASA, Belgrade, Serbia)
Remarks on Particular Properties of Ternary Bent Functions and Construction Algorithms .7
Radomir S. Stankovic (Mathematical Institute of SASA, Serbia), Milena
Stankovic (University of Nis, Serbia), Claudio Moraga (Technical
University of Dortmund, Germany), and Jaakko T. Astola (Tampere
University of Technology, Finland)
Improvement in the Quality of Solutions of a Heuristic Linear Decomposer for Index
Generation Functions 13
Shinobu Nagayama (Hiroshima City University, Japan), Tsutomu Sasao
(Meiji University, Japan), and Jon T. Butler (Naval Postgraduate
School, USA)
Linear Decompositions for Multi-valued Input Classification Functions .19.
Tsutomu Sasao (Meiji University, Japan) and Jon T. Butler (Naval
Postgraduate School, USA)
Socian 2: Non Classical Logic
Session 2: Non Classical Logic
Symmetric Paraconsistent Quantum Logic .26.
Norihiro Kamide (Teikyo University, Japan)

Linear Orthogonality Spaces as a new Approach to Quantum Logic .33. Kadir Emir (Masaryk University, Brno, Czech Republic), David Kruml (Masaryk University, Brno, Czech Republic), Jan Paseka (Masaryk University, Brno, Czech Republic), and Thomas Vetterlein (Johannes Kepler University Linz, Austria) Quantales in Circuit Design .39. Patrik Eklund (Umeå University, Sweden) Notes on Avron's Self-Extensional Four-Valued Paradefinite Logic .43. Norihiro Kamide (Teikyo University, Japan) A Two-Valued Semantics for Infectious Logics .50. Yang Song (Japan Advanced Institute of Science and Technology, Japan), Hitoshi Omori (Ruhr University Bochum, Germany), and Satoshi Tojo (Japan Advanced Institute of Science and Technology, Japan)
Session 3: Algebra & Formal Aspects
Centralising Monoids with Conservative Majority Operations as Witnesses .56
Hereditary Rigidity, Separation and Density: In Memory of Professor I.G. Rosenberg .62 Lucien Haddad (CS Royal Military College of Canada, Canada), Masahiro Miyakawa (Tsukuba University of Technology, Japan), Maurice Pouzet (ICJ, Univ. Claude-Bernard Lyon1, France; Stat, Univ. of Calgary, Canada), and Hisayuki Tatsumi (Tsukuba University of Technology, Japan)
Proof Systems for Gödel Logics with an Involution .68. Arnon Avron (Tel Aviv University, Israel)
Untruth, Falsity and Non-Deterministic Semantics .7.4. Hitoshi Omori (Ruhr University Bochum, Germany) and Daniel Skurt (Ruhr University Bochum, Germany)
Multi-valued Decision Diagrams in Reliability Analysis of Consecutive k-out-of-(2k-1) Systems .81
Session 4: Quantum & Reversible Circuits
Lessons Learnt in the Implementation of Quantum Circuit Simulation using Decision Diagrams.87 Thomas Grurl (University of Applied Sciences Upper Austria, Austria), Jürgen Fuß (University of Applied Sciences Upper Austria, Austria), and Robert Wille (Johannes Kepler University Linz, Austria)
Binary, Multi-valued and Quantum Board and Computer Games to Teach Synthesis of Classical and Quantum Logic Circuits .93

Ternary Toffoli-Type Reversible Gates: Control Alternatives and Quantum Models .101
Descending Order Transformation-Based Synthesis of MVL Reversible Circuits .107
On Distinguishing Sequences of Several Classes of Reversible Finite State Machines .113
Session 5: Machine Learning Hardware
Quantum Algorithm for Machine Learning and Circuit Design Based on Optimization of Ternary-Input, Binary-Output Kronecker-Reed-Muller Forms .120
A New Approach to Machine Learning Based on Functional Decomposition of Multi-Valued Functions .128
(Portland State University, USA)
Hierarchical Subspace Learning for Dimensionality Reduction to Improve Classification Accuracy in Large Data Sets .136
A High-Throughput Detection Circuit Based on 2q+1-Valued Deep Neural Networks .142
A Design Method for Multiclass Classifiers .148.
Tsutomu Sasao (Meiji University, Japan), Yuto Horikawa (Meiji University, Japan), and Yukihiro Iguchi (Meiji University, Japan)
Session 6: Security & Hardware Design
A Formal Approach to Identifying Hardware Trojans in Cryptographic Hardware 154
An FPGA Implementation of 4 x 4 Arbiter PUF .160
A Pragmatic Quaternary FPGA Implemented with Floating Gate Memories .166

MTMR-SNQM: Multi-Tunnel Magnetoresistance Spintronic Non-Volatile Quaternary Memory .17.2 Abdolah Amirany (Shahid Beheshti University, Iran), Mohammad Hossein Moaiyeri (Shahid Beheshti University, Iran), and Kian Jafari (Shahid Beheshti University, Iran)
Synthesis of Asymptotically Optimal Adders for Multiple-Valued Logic .178
Session 7: Circuits & Systems
A Practical Implementation of the Ternary Logic using Memristors and MOSFETs .183
An Optimal Design Methodology of Ternary Logic in Iso-Device Ternary CMOS .189
Efficient PAM-4 Data Transmission with Closed Eye using Symbol Distribution Estimation .195 Yosuke Iijima (National Institute of Technology(KOSEN), Japan) and Yasushi Yuminaka (Gunma University, Japan)
A Multi-level Cascaded Delta-Sigma Modulator with Reduced Quantization Noise Leakage .201 Takao Waho (Sophia University, Japan), Tomoaki Koizumi (Sophia University, Japan), and Hitoshi Hayashi (Sophia University, Japan)
Quantum Motions and Emotions for a Humanoid Robot Actor 207. Richard Deng (Portland State University, USA), Yuchen Huang (Portland State University, USA), and Marek Perkowski (Portland State University, USA)
Author Index 215.