

2021 Devices for Integrated Circuit (DevIC 2021)

**Kalyani, India
19 – 20 May 2021**



**IEEE Catalog Number: CFP21K13-POD
ISBN: 978-1-7281-9956-6**

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21K13-POD
ISBN (Print-On-Demand):	978-1-7281-9956-6
ISBN (Online):	978-1-7281-9955-9

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

	Page No.
Message from the General Chair	xiii
Message from the Editors	xiv
1. Hard and Soft Switching Geometries For Operations of the MOSFET Used For the SMPS <i>Tapas Halder</i>	1-6
2. Suitability of the Static Converters For the Power Factor Correction (PFC) <i>Tapas Halder</i>	7-12
3. Generation of Tunable Low-noise Millimeter-wave Signal using Optical Frequency Comb through Electrical Mixing at 94 GHz <i>Rajarshi Dhar, Arpan Deyasi and Angsuman Sarkar</i>	13-18
4. Swastika Shaped Broadband Dielectric Resonator Antenna for S,C,X & Ku Band <i>Debjit Dey and Sukla Basu</i>	19-22
5. Study of 2D Electron Mobility in AlGa_N/Ga_N Quantum well Structure <i>Shwetapadma Panda, Kshirabdhree T. Dora, Ajit K. Panda and Trinath Sahu</i>	23-26
6. Oscillating Electron Mobility in DoubleV-shaped Quantum Well based Field Effect Transistor Structure <i>Devika Jena, S. K. Palo, T. Sahu and A. K. Panda</i>	27-30
7. Analytical Investigation of Trenched Multi-layered Gate Silicon on Nothing MOSFET with Graded Work-function <i>Sikha Mishra and Soumya S Mohanty</i>	31-35
8. Design and Comparative analysis of a Two-Stage Ultra-Low-Power Subthreshold Operational Amplifier in 180nm, 90nm, and 45nm technology <i>Sumukh Nitundil, Nihal Singh, Rushabha Balaji and Pankaj Arora</i>	36-40
9. Impact of Source Side Cavity on Sensitivity of Hetero Channel Double Gate MOSFET Biosensor <i>S. S. Mohanty, S. Mishra, M. Mohapatra and G. P. Mishra</i>	41-44
10. Investigation of TF-FinFET Based Biosensor for Early Diagnosis of Protein Carrying Diseases <i>Harshal Gudaghe, Mridul Kashyap, and Rishu Chaujar</i>	45-49
11. Computing Electromagnetic Bandgap for Parallel Nanorod Structure with Double Negative Refractive Index inside Triangular Lattice	

4th International Conference on “2021 Devices for Integrated Circuit (DevIC)”

- Rikita Das, Arpan Deyasi and Angsuman Sarkar* 50-52
12. **A Comparative Investigation on Characteristics of Conventional MOSFET and Ferroelectric Thin Film Modified FET**
Rashi Mann and Rishu Chaujar 53-56
13. **Ta₂O₅ as Tunneling Oxide for n-type Passivated c-Si CS-TOPCon Solar Cell**
Manish Verma and Guru Prasad Mishra 57-60
14. **Linearity Performance Analysis of Hetero-dielectric Core-shell TFET**
Anju, Bibhudendra Acharya and Guru Prasad Mishra 61-64
15. **Optical XOR-XNOR logic circuits using mechanical movable mirrors**
Tanay Chattopadhyay and Dilip Kumar Gayen 65-70
16. **Analysing Structural Asymmetry on the Nonmonotonic Electron Mobility of Pseudomorphic Heterojunction Field Effect Transistors**
Sangita R. Panda, Trinath Sahu and Ajit Kumar Panda 71-74
17. **Effect of Well Width and Barrier Width on I–V Characteristics of Armchair Graphene Nanoribbon based Resonant Tunneling Diode Structure**
Madhusudan Mishra, Nikhil R. Das, Narayan Sahoo and Trinath Sahu 75-78
18. **Effect of biaxial strain on the electronic structure of Nb-doped WSe₂ monolayer: a theoretical study**
Sayantika Chowdhury, P. Venkateswaran and D. Somvanshi 79-83
19. **Numerical Analysis of an Ultra-High Negative Dispersion Compensating Micro-Structured Optical Fiber With Air-holes Arranged in Octagonal Structure**
Shovasis Kumar Biswas, M. Ifaz Ahmad Isti, Mohammad Mahmudul Alam Mia, Hriteshwar Talukder and Kisalaya Chakrabarti 84-89
20. **Exhibiting Dispersive Characteristics at 1330 nm for Optical Pulse Propagation through 2D Kerr Nonlinear Medium**
Moumita Banerjee, Pampa Debnath and Arpan Deyasi 90-93
21. **Implementation of Fractional Sample Rate Digital Down Converter for Radio Receiver Applications**
Debarshi Datta, Partha Mitra and Himadri Sekhar Dutta 94-98
22. **Multisubband Electron Mobility in Pseudomorphic Al_{0.3}Ga_{0.7}As/In_{0.15}Ga_{0.85}As Double Quantum Well based FET Structure**
Narayan Sahoo, Ramchandra Swain, Ajit K. Sahu and Sangeeta K Palo 99-102
23. **Investigation of Work Function Variation on the Electrical Performance of sub-7nm GAA FETs**

4th International Conference on “2021 Devices for Integrated Circuit (DevIC)”

- E. Mohapatra, T. P. Dash, S. Das, J. Jena, J. Nanda and C. K. Maiti* 103-106
24. **Enhanced DC Performance of Junctionless Field-effect Transistor Using Dielectric Engineering**
Mainak Maiti, Mridul Jain, Chandan Kumar Pandey 107-111
25. **DG MOSFET for Bio-Sensing Applications: A Review**
Namrata Mendiratta and Suman Lata Tripathi 112-115
26. **A Hetero-Dielectric Double-Gate Junctionless FET with Spacer for Improved Device Performances**
Mridul Jain, Mainak Maiti and Chandan Kumar Pandey 116-119
27. **Impact of Channel Engineering on 16nm, 18nm & 20nm Doping-less DG MOSFET**
Rupak Kumar, Suman Lata Tripathi and Manoj Singh Adhikari 120-123
28. **Recessed Channel Carbon Nanotube Truncated Fin Finfet For High Performance ULSI Applications**
Sanmveg Saini, Mridul Prakash Kashyap and Rishu Chaujar 124-128
29. **Novel SPICE Model for bifacial solar cell to increase the renewable power generation**
Kholee Phimu, Khomdram Jolson Singh and Rudra Sankar Dhar 129-133
30. **Body Connection Assessment of MOS-Diodes for MOS-Quadrupler based RF Energy Harvesting Circuit**
Chandra Prakash Singh, Saurabh Kumar Pandey and Jawar Singh 134-138
31. **Capacitive Analysis of Strained Superjunction Vertical Single Diffused MOSFET**
Onika Parmar, Payal Nautiyal and Alok Naugarhiya 139-142
32. **Performance Analysis of FinFET based inverter at 7nm Technology Node Using TCAD Simulation**
J. Jena, S. Das, E. Mohapatra, J. Nanda and T. P. Dash 143-147
33. **Computational analysis of doped (10, 0) MoS₂ ANR metal junction by Schottky Barrier height modulation**
Lopamudra Banerjee and Hafizur Rahaman 148-151
34. **Influence of High-k Dielectrics on Nanowire FETs**
Rajiv Ranjan Thakur and Nidhi Chaturvedi 152-155
35. **Nanocomposites based Solid State Electrochromic Nano-Material Membrane Device**
Silpee Talukdar, Rudra Sankar Dhar, Raghvendra Singh and Lipa Roy 156-160
36. **Autonomous Remote - monitoring Low – cost Agricultural System**

4th International Conference on “2021 Devices for Integrated Circuit (DevIC)”

- Udayan Bhattacharyya, Debanjan Mandal, Nikita Agarwal, Sayantika Sanyal, Sohom Basak, Shnouli Mukherjee, Anisha Karmakar, Saurav Sarkar and Basumita Roychowdhury* 161-165
37. **Power Supply Noise Aware Physical Design with Decoupling Capacitance Allocation in System-on-Chip**
Partha Mitra, Jaydeb Bhaumik and Angsuman Sarkar 166-169
38. **A Low Voltage Rectifier for Piezo-Electric Energy Harvesting Designed in CMOS Technology**
Antaryami Panigrahi, Sanjay Sarania and Rafwd Gwra Brahma 170-174
39. **A Design of Frequency Encoded Dibit-based Comparator Using Reflective Semiconductor Optical Amplifier with Simulative Verification**
Surajit Bosu and Baibaswata Bhattacharjee 175-179
40. **Power Optimized 10 Bit ADC IP Design in Transistor Level**
Kaushik Mazumdar and Ananya Ghorai 180-184
41. **A non-iterative hybrid Dynamic State Estimation scheme utilizing PMU and SCADA measurements**
S. Kundu, M. Alam, B. K. Saha Roy and S. S. Thakur 185-189
42. **Modelling and Simulation of GaAs Nanowire Transistors**
Kaushik Mazumdar and Vikas Patel 190-192
43. **Influence of High-k Oxide Thickness on Gate Stack DMG Junctionless SOI MOSFET**
Ankush Chattopadhyay, Mrinmoy Goswami and Chayanika Bose 193-197
44. **Temperature associated reliability analysis of a Si/Ge Heterojunction Dopingless Tunnel FET considering Interface Trap Charges**
Suruchi Sharma, Rikmantra Basu and Baljit Kaur 198-203
45. **Novel 9:1 Ternary Multiplexer on 32nm CMOS Technology**
Rahul Pal, Rakesh Kumar Singh, Jayanta Ghosh and Alope Saha 204-207
46. **DC Exploration of Oxide Trap Charge Effects on Electrically Doped Nano Ribbon FET**
Annada Shankar Lenka, Prasanna Kumar Sahu and Sayan Bagchi 208-210
47. **Robust Design of Noise Tolerant 2-Phase Non Overlapping Clock Generating Circuit**
Saianudeep Reddy Nayini, Krishna Sai Kushal Gella, Shashank Kumar Dubey, Manisha Guduri and Aminul Islam 211-215
48. **AlGaIn/GaN HEMT with Recessed T-Gate and Floating Metal for High Power Applications**

4th International Conference on "2021 Devices for Integrated Circuit (DevIC)"

- Shashank Kumar Dubey and Aminul Islam* 216-220
49. **An ab-initio study of 2 dimensional metal (Cu, Ag) -1T' ReS₂ van der Waals heterostructure**
Amretashis Sengupta 221-223
50. **TCAD Analysis and Simulation of Double Metal Negative Capacitance FET (DM NCFET)**
Yash Pathak, Bansi Dhar Malhotra and Rishu Chaujar 224-228
51. **Impact of Ferroelectric Oxide Layer on Palladium Silicide Source Electrode based Double-Gate Junctionless TFET**
Preeti Sharma, Jaya Madan, Rahul Pandey and Rajnish Sharma 229-232
52. **Nanowire texturisation of Multi Crystalline Silicon using Silver Assisted Chemical Etching**
Sangeeta Barua, Sikha Bandyopadhyay, Ashok Kumar Mondal and Sayan Chatterjee 233-237
53. **Magnesium Silicide Source Double Palladium Metal Gate TFET for Highly Sensitive Hydrogen Gas Sensor**
Minaxi Dassi, Jaya Madan, Rahul Pandey and Rajnish Sharma 238-241
54. **Analysis of Static Noise Margin of 10T SRAM Using Sleepy Stack Transistor Approach**
Umakanta Nanda, Debasish Nayak, Suraj Kumar Saw, Abdul Majeed K K and Biswajit Jena 242-246
55. **Band Offset Dependent Performance Analysis of SnO/mc-Si Heterojunction Solar Cell**
Lipika Mandal, Syed Sadique Anwer Askari, Md Aref Billaha and Manoj Kumar 247-250
56. **Temperature Variation Analysis of SiGe Source based Heterojunction Tunnel FETs**
Irfan Pindoo and Sanjeet K Sinha 251-255
57. **Validation of Input/Output characteristics of Symmetrical Double Source TFET device**
Bijoy Goswami, Savio Sengupta, Wasim Reja, Pritam Das and Subir Kumar Sarkar 256-259
58. **Trapezoidal Channel Double Gate Tunnel FET Suitable for better Scalability, Speed and Low Power Application**
Bijoy Goswami, Pritam Das, Abhishek Dey, Savio Sengupta and Subir Kumar Sarkar 260-265
59. **Study on Junction Temperature Management of White pcLED at High Ambient Temperature in Industrial Environment: An Indian Perspective**
H Bhattacharjee, A Chakraborty, R Ganguly and M. Mitra 266-269
60. **Work-Function Modulated GAA MOSFET for Improved Electrostatic Controllability in Lower Technology Node**

4th International Conference on “2021 Devices for Integrated Circuit (DevIC)”

- Krutideepa Bhol, Biswajit Jena, Umakanta Nanda and Shubham Tayal* 270-274
61. **HeartHealth: An Intelligent Model for Multi-Attribute Based Heart Condition Monitoring using Fuzzy-TOPSIS Method**
Amiya Karmakar, Kaustabh Ganguly and Partha Sarathi Banerjee 275-279
62. **Performance Evolution of the GaAs_{1-x}Sb_x FinFET for the Mole Fraction Variation**
Ankit Dixit, Dip Prakash Samajdar and Navjeet Bagga 280-283
63. **SIC-TPG for path delay fault detection in VLSI circuits using scan insertion method**
Sabir Hussain, M A Raheem and Afaq Ahmed 284-288
64. **Simulation and Performance Analysis of novel InNGaN-BTG-MOSFET**
Pranav Tripathi and Rishu Chaujar 289-292
65. **Lower Fin Modulation Analysis for a Novel 5nm Top Bottom Gated Junctionless FinFET for improved performance**
Lakshya Gangwani, Ruchika Chakravarti and Rishu Chaujar 293-297
66. **Asymmetric Gate Stack Triple Metal Gate All Around MOSFET (AGSTM) for Improved Analog Applications**
Arvind Ganesh, Jaskeerat Singh Mayall, Kshitij Goel and Sonam Rewari 298-302
67. **Multiband Fano Resonance in Symmetry Broken Planar Terahertz Metamaterial**
K.A.Karthigeyan, E.Manikandan, E Papanasam, S.Radha, B.S.Sreeja 303-305
68. **Analog Performance of Dual- Metal Gate Stack Architecture of Junctionless Accumulation-Mode Cylindrical Surrounding Gate (DMGSA-JAM-CSG) MOSFET**
Sumedha Gupta, Neeta Pandey and R S Gupta 306-310
69. **Design of a Modified 8-bit Semiflash Analog to Digital Converter**
Pranati Ghoshal, Chanchal Dey and Sunit Kumar Sen 311-315
70. **Impact of Channel Splitting on Gate All Around Tunnel Field Effect Transistor (GAATFET)**
Mayuresh Joshi, Arya Dutt, Sanjana Tiwari, Prakhar Nigam, Ankur Beohar and Ribu Mathew 316-320
71. **Simple and easy one step method for synthesizing ZnO nanorods for high frequency device application**
Gyanendra Pratap Singh and Mukesh Kumar Roy 321-324
72. **Solar Powered Home Automation System Enhanced with Internet of Things and Network Time Protocol Server**

4th International Conference on "2021 Devices for Integrated Circuit (DevIC)"

- Chiradeep Ghosh, Somdeb Chanda and Himadri Shekhar Dutta* 325-329
73. **Symmetrical and Asymmetrical Fault Studies of Wind-Farm Embedded Power Network**
S. Maiti, S. Som, S. Mondal and P. K. Gayen 330-334
74. **Complementary Memresistive Switch Based Realization of Delay and Toggle Flip-Flop**
Pooja Joshi and Hafizur Rahaman 335-339
75. **Serial and Parallel based Intrusion Detection System using Machine Learning**
Indrajit Das, Shalini Singh and Ayantika Sarkar 340-344
76. **L-shaped piezoelectric energy harvester for low frequency application**
Ashuntosh Anand, Geetanjali Singh, Abhishek Pandey, Srikanta Pal and Sudip Kundu 345-349
77. **Study on Power Quality Phenomena of Grid connected AC Micro-grid**
S. Pramanick, N. Konar, S. Dey, S. Som and P. K. Gayen 350-354
78. **Strained SiGe Channel TFTs For Flexible Electronics Applications**
T. P. Dash, E. Mohapatra, S. Choudhury, B. Jena and C. K. Maiti 355-358
79. **Parametric Analysis for Varied Gate Work function in Trigate n-channel FinFET**
Ayush Shrivastava, Swagat Nanda, Serto Engneichung Aimol and Rudra Sankar Dhar 359-362
80. **Linearity Investigation of Ultra-Low-Power Cylindrical SOI Schottky Barrier MOSFET for Biomedical and 5G/LTE Circuits Application**
Amit Saxena, R. K Sharma, Manoj Kumar and R. S Gupta 363-367
81. **Generalized Memristor Model using Simulink and its Rectification for Sinusoidal and other Periodic Signals**
Panthadeb Saha, Rudra Nath Palit and Prasun Ghosal 368-372
82. **Gate - Stack Dual Metal (DM) Nanowire FET with Enhanced Analog Performance for High Frequency Applications**
Neeraj, Shobha Sharma, Anubha Goel, Sonam Rewari and R. S. Gupta 373-377
83. **An Area Efficient VLSI Architecture for 1-D and 2-D Discrete Wavelet Transform (DWT) and Inverse Discrete Wavelet Transform (IDWT)**
Jhilam Jana, Sayan Tripathi, Ritesh Sur Chowdhury, Akash Bhattacharya and Jaydeb Bhaumik 378-382
84. **Efficient rectifier for piezoelectric energy harvester using active diode**
Geetanjali Singh, Srikanta Pal and Sudip Kundu 383-387
85. **All-Optical Frequency Encoded Dibit-based Half Adder using Reflective Semiconductor Optical Amplifier with Simulative**

4th International Conference on “2021 Devices for Integrated Circuit (DevIC)”

Verification

- Surajit Bosu and Baibaswata Bhattacharjee* 388-392
86. **Numerical Simulation of GaN-BTG MOSFET for Suppression of SCEs**
Shreya Sahu, M M Tripathi and Ajay Kumar 393-396
87. **Features of Snapback in Compact Memory Devices For High Performance Integrated Circuits**
Pragati Singh, Rudra Sankar Dhar and Srimanta Baishya 397-400
88. **Minimizing Wirelength with Bend Reduction using Gradient Descent PSO Hybrid in VLSI Global Routing**
Subhrapatim Nath, Aditya Shankar, Ritankar Sarkar, Suharta Banerjee, Jamuna Kanta Sing and Subir Kumar Sarkar 401-405
89. **Technology Computer Aided Design of a Novel Fully Gate Covered Channel Junctionless SOI FinFET for high performance analog applications**
Gaurav Mangal, Aman Tyagi and Rishu Chaujar 406-410
90. **A Simulation Study of 2-D Electron Gas in GaN HEMT for High-Speed Applications**
Devika Jena, E. Mohapatra, F. A. Ali and T. P. Dash 411-415
91. **Investigation of III-V Tunnel FETs for Analog Circuit Design**
Atul Kumar Yadav and Abhishek Acharya 416-420
92. **Analysis of Dual Metal Gate Engineered SiGe/Si TFET based Biosensor: A Dielectric Modulation Approach**
Dipanjan Sen, Priyanka Saha and Subir Kumar Sarkar 421-424
93. **FPGA Implementation of an Image Watermarking Scheme based on Intensity Level Matching**
Subhrajit Sinha Roy, Abhishek Basu and Avik Chattopadhyay 425-429
94. **In-memory Computing based Boolean and logical Circuit Design using 8T SRAM**
Chakka Yeswanth and Abhishek Acharya 430-434
95. **Impact of Au and Ag contact on the electrical parameters of MnO₂ Nanowires grown by Glancing Angle Deposition technique**
Stacy A Lynrah and P Chinnamuthu 435-437
96. **Design and Analysis of III-V Tunnel FET based Energy Efficient Digital Circuits**
Manisha Mogili and Abhishek Acharya 438-445

4th International Conference on "2021 Devices for Integrated Circuit (DevIC)"

97. **Design and Performance Analysis of Z-Shaped Charge Plasma TFET-based label-free Biosensor**
Shivangi Gupta, Anju and Guru Prasad Mishra 446-449
98. **Neural network based soft sensor for critical parameter estimation of gas turbine engine**
V. Prabakar 450-454
99. **Simulation of Low Power DVCC Based LNA for Wireless Receiver**
Malika Jain and Ramesh Bharti 455-460
100. **Exploration of 9T SRAM Cell for In Memory Computing Application**
Aman Kumar Gupta and Abhishek Acharya 461-465
101. **The Performance Analysis of 70nm T-gate InAlN/AlN MOS-HEMT using Graded Buffer**
Megha Sharma and Rishu Chaujar 466-470
102. **Stress-Engineered AlGaIn/GaN High Electron Mobility Transistors Design**
S. Das, E. Mohapatra, S. Choudhury, T. P. Dash and C. K. Maiti 471-473
103. **Harmonic Suppression in a Folded Hairpin-Line Cross-Coupled Bandpass Filter by using Spur-Line**
Tarun Kumar Das and Sayan Chatterjee 474-478
104. **A Novel Junction Less Dual Gate Tunnel FET with SiGe Pocket for Low Power Applications**
Sabitabrata Bhattacharya and Suman Lata Tripathi 479-483
105. **A Dielectric Modulated MOS transistor for Biosensing**
Gargi Jana, Papiya Debnath and Manash Chanda 484-488
106. **A Review on Machine Learning Approaches for Predicting the Effect of Device Parameters on Performance of Nanoscale MOSFETs**
Rachita Ghoshhajra, Kalyan Biswas and Angsuman Sarkar 489-493
107. **Study of Lead-Free Perovskite and Quantum Dots Core-Shell Infrared Photodetector Integrated with the Silicon Technology**
Mariya Aleksandrova 494-497
108. **A 0.6 V 1.6 nA Constant Current Reference Circuit with Improved Power Supply Sensitivity**
Taha Saquib, Saheli Sarkhel and Soumya Pandit 498-503
109. **Variation of Rain Rate Effects for Terrestrial Communication at Frequencies above 10 GHz**
Dalia Nandi and Sandip Nandi 504-507

4th International Conference on "2021 Devices for Integrated Circuit (DevIC)"

110. **A 2.24 NEF Current-Balancing Instrumentation Amplifier Using Inverter-Based Transimpedance Stage for ECG Signal Acquisition in 180nm Technology**
Justine Lewis Silvestre 508-511
111. **Radiation-Hardened Low Read Delay 12TSRAM Cell for Space Applications**
Jyothi Prakash Kotni, Monalisa Pandey, Santrashraya Prasad and Aminul Islam 512-516
112. **Effect of Drain Engineering on DC and RF Characteristics in Ge-source SD-ZHP-TFET**
Rajesh Saha, Deepak Panda, Rupam Goswami, Brinda Bhowmick and Srimanta Baishya 517-520
113. **Performance Analysis of Full Adder Circuits Using Different Static CMOS Based Threshold Logic Gate**
Mili Sarkar and Gouranga Sundar Taki 521-524
114. **Double Gate-Pocket-Junction-less Tunnel Field Effect Transistor**
Isukapalli Vishnu Vardhan Reddy and Suman Lata Tripathi 525-527
115. **AN INTELLIGENT WEATHER PREDICTION SYSTEM BASED ON IOT**
Mrimoy Sadhukhan, Sudakshina Dasgupta and Indrajit Bhattacharya 528-532
116. **GaN-Based Two-Stage Colpitts Oscillator for Wireless Power Transfer**
Anwar Jarndal, Khalid Kamel and Ahmed S. Elwakil 533-535
117. **Authentication and secure communication by Haar Cascade Classifier , Eigen Face , LBP Histogram and variable irreducible polynomial in (28) finite field**
Indrajit Das, Ayantika Sarkar, Shalini Singh and Sunil Kumar Sawant 536-540
118. **Impact of temperature and different types of trap charges on noise behavior of Non-uniform Body with Dual Material Source TFET (NUTFETDMS)**
Jagritee Talukdar and Kavicharan Mummaneni 541-544
119. **Analysis of Double-Gate Junctionless MOSFET for Energy Efficient Digital Application**
Adrija Mukherjee, Deepto Banerjee, Tanushree Ganguli, and Angsuman Sarkar 545-549
120. **Hardware realization and testing of multistage OTA buffer amplifier for heavy resistive load**
Remya Jayachandran, K J Dhanaraj and P C Subramaniam 550-554
121. **Design of Duty-Ratio and Phase-Shift Control Circuits for MPPT of SPV Source using ZV-ZCS PSFB Converters**
Sarbojit Mukherjee, Shib Sankar Saha and Sumana Chowdhury 555-559

4th International Conference on “2021 Devices for Integrated Circuit (DevIC)”

122. **Power Dissipation Estimation in SWCNT based Interconnects**
Sobhit Saxena, Suman Lata Tripathi and Vikram Kumar Kamboj 560-563
123. **Highly Linearized GaN HEMT Based Class E/F3 Power Amplifier**
Gaurav Bhargava and Shubhankar Majumdar 564-568
124. **A 1.8V 5-bit Segmented Current Steering Digital-to-Analog Converter**
Sneha Patel and Usha Mehta 569-571
125. **A Framework for Post Disaster Management using Device to Device Communication with Controlled Mobility and Opportunistic Routing**
Ritwik Mondal, Ananya Biswas, Indrajit Bhattacharya and Priya Ranjan Sinha Mahapatra 572-576
126. **The impact of oxide layer width variation on the performance parameters of FinFET**
Dhananjaya Tripathy, Prakash Kumar Rout, Debasish Nayak, Sudhanshu Mohan Biswal and Nalini Singh 577-580
127. **Highly Efficient and Compact Silicon based Novel Michelson Interferometer Modulator**
Mursal Hamdani and Gausia Qazi 581-585
128. **Performance Analysis of Single Operational Transresistance Amplifier Based Bandpass Filter and Bandreject Filter**
Subhasish Banerjee, Pulak Mondal and Mourina Ghosh 586-590
129. **Impact of Ge Grading Profile on the Performance Characteristics of SiGe Heterojunction Bipolar Transistors**
M. R. Jena, A. K. Panda and G. N. Dash 591-596
130. **Parametric Study of Silicon-Based Tubular Tunnel FET for Biosensing Application**
Avtar Singh, Gangiregula Subbarao, Ashenafi Fekadu Shifaw and Dereje Tekilu 597-600
131. **Study of SiGe-Si Source Stacked in Silicon Nano-Tube Tunnel FET**
Avtar Singh and Viranjay Mohan Srivastava 601-604
132. **Metaheuristic algorithms-based approach for optimal design of improvised fully differential amplifier for biomedical applications**
Swagata Devi, Koushik Guha and Krishna Baishnab 605-609
133. **Energy Efficient Decoder Circuit Using Source Biasing Technique in CNTFET Technology**
Chandra Shaker Pittala, M. Lavanya, V. Vijay, Y. V. J. C. Reddy, S. China Venkateswarlu and Rajeev Ratna Vallabhuni 610-615

4th International Conference on "2021 Devices for Integrated Circuit (DevIC)"

134. **Comparative study on Analog & RF Parameter of InAlN/AlN/GaN Normally off HEMTs with and without AlGaIn Back Barrier**
Nisarga Chand, Sanjit Kumar Swain, Sudhanshu Mohan Biswal, Angsuman Sarkar and Sarosij Adak 616-620
135. **An SOI n-p-n Double Gate TFET for Low Power Applications**
Deepjyoti Deb, Rupam Goswami, Ratul Baruah, Kavindra Kandpal and Rajesh Saha 621-623
136. **Design Approach for Parameter Estimators for One-parameter First-order Scalar Plant**
Arnab Das, Bipra Datta and Achintya Das 624-628
137. **Ultra Low-Power Low-Pass Filter Design for Wearable Biomedical Applications**
Diksha Thakur, Kulbhushan Sharma and Rajnish Sharma 629-632
138. **Optimization of Mixed Sn and Pb Perovskite Solar Cell in Terms of Transport Layers and Absorber Layer Thickness Variation**
Sakshi Sharma, Rahul Pandey, Jaya Madan and Rajnish Sharma 633-636
139. **A Low Voltage NMOS current bleeding down conversion Mixer with source degeneration in 0.18 μ m CMOS Technology**
M. A. Raheem and M. Mohamed Sabir Hussain 637-642
140. **DFT Based approach to sense SF6 decomposed gases (SO₂, SOF₂, SO₂F₂) using Ni doped WS₂ monolayer**
Suman Sarkar, Papiya Debnath, Manash Chanda and Debashis De 643-647
141. **Analytical Model For Tunnel Current Through 1D Channel in Advanced nano MOSFET**
Rathin Basak, Biswajit Maiti and Abhijit Mallik 648-651
142. **Analysis of electrical properties of unpolarized/polarized CNT-BNNT-CNT for varying lengths of BNNT**
Indra Kumar Nepal, Chenga Tshering Bhutia, Abinash Thapa, Bibek Chettri, Sanat Kumar Das and Bikash Sharma 652-654
143. **First Principle Study of MoS₂ adsorbed Transition Metal for Sensing Urea and Methanol**
Priyanka Sharma, Milimmit Lepcha, Bibek Chettri, Abinash Thapa, Pronita Chettri and Bikash Sharma 655-658
144. **First Principle Study of MoS₂ adsorbed Transition Metal for Sensing NH₃ and CH₄**
Prasanna Karki, Bibek Chettri, Abinash Thapa, Pronita Chettri and Bikash Sharma 659-661