

# **2021 IEEE Custom Integrated Circuits Conference (CICC 2021)**

**Virtual Conference  
25 – 30 April 2021**



**IEEE Catalog Number: CFP21CIC-POD**  
**ISBN: 978-1-7281-7582-9**

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21CIC-POD
ISBN (Print-On-Demand):	978-1-7281-7582-9
ISBN (Online):	978-1-7281-7581-2

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# TABLE OF CONTENTS

## **SESSION 2: PHOTONICS, SENSING AND MACHINE LEARNING**

ELECTRONICS-PHOTONICS CO-DESIGN FOR ROBUST CONTROL OF OPTICAL DEVICES IN DENSE INTEGRATED PHOTONIC CIRCUITS .....	1
<i>F. Toso, F. Zanetto, V. Grimaldi, A. Perino, E. Guglielmi, F. Morichetti, A. Melloni, G. Ferrari, M. Sampietro</i>	
FULLY INTEGRATED ELECTRONIC-PHOTONIC SENSOR FOR LABEL-FREE REFRACTIVE INDEX SENSING IN ADVANCED ZERO-CHANGE CMOS-SOI PROCESS .....	9
<i>Christos Adamopoulos, Sidney Buchbinder, Panagiotis Zarkos, Pavan Bhargava, Asmaysinh Gharia, Ali Ninkejad, Mekhail Anwar, Vladimir Stojanovic</i>	
INTEGRATED-CIRCUIT NODE FOR TIME-DOMAIN NEAR-INFRARED DIFFUSE OPTICAL TOMOGRAPHY IMAGING ARRAYS WITH ON-CHIP HISTOGRAMMING AND INTEGRATED VCSELS .....	11
<i>Sajjad Moazeni, Kevin Renehan, Eric H. Pollmann, Kenneth L. Shepard</i>	
A 256X256 6.3PJ/PIXEL-EVENT QUERY-DRIVEN DYNAMIC VISION SENSOR WITH ENERGY-CONSERVING ROW-PARALLEL EVENT SCANNING .....	13
<i>Rajkumar Kubendran, Akshay Paul, Gert Cauwenberghs</i>	
AN IN-MEMORY-COMPUTING CHARGE-DOMAIN TERNARY CNN CLASSIFIER.....	15
<i>Xiangxing Yang, Keren Zhu, Xiyuan Tang, Meizhi Wang, Mingtao Zhan, Nanshu Lu, Jaydeep P. Kulkarni, David Z. Pan, Yongpan Liu, Nan Sun</i>	
A 22 NM, 1540 TOP/S/W, 12.1 TOP/S/MM <sup>2</sup> IN-MEMORY ANALOG MATRIX-VECTOR-MULTIPLIER FOR DNN ACCELERATION .....	17
<i>I. A. Papistas, Stefan Cosemans, Bram Rooseleer, Jonas Doevenspeck, M.-H. Na, Arindam Mallik, Peter Debacker, Diederik Verkest</i>	
A 20 $\mu$ W, 0.05MM <sup>2</sup> DUTY-CYCLED RESISTOR AND FREQUENCY-LOCKED-LOOP-BASED WHEATSTONE BRIDGE INTERFACE FOR LOW RESISTANCE SENSING SYSTEMS .....	19
<i>Jinyong Kim, Callen Votzke, Soumya Bose, Arun Natarajan, Matthew L. Johnston</i>	

## **SESSION 3: MODELLING AND DESIGN AUTOMATION FOR EMERGING APPLICATIONS**

MAGICAL 1.0: AN OPEN-SOURCE FULLY-AUTOMATED AMS LAYOUT SYNTHESIS FRAMEWORK VERIFIED WITH A 40-NM 1GS/S $\Delta\Sigma$ ADC .....	21
<i>Hao Chen, Mingjie Liu, Xiyuan Tang, Keren Zhu, Abhishek Mukherjee, Nan Sun, David Z. Pan</i>	
MEMGEN: AN OPEN-SOURCE FRAMEWORK FOR AUTONOMOUS GENERATION OF MEMORY MACROS .....	23
<i>Sumanth Kamineni, Shourya Gupta, Benton H. Calhoun</i>	
PHYSICAL DESIGN STRATEGIES FOR MITIGATING FINE-GRAINED ELECTROMAGNETIC SIDE-CHANNEL ATTACKS.....	25
<i>Meizhi Wang, Vishnuvardhan V. Iyer, Shanshan Xie, Ge Li, Sanu K. Mathew, Raghavan Kumar, Michael Orshansky, Ali E. Yilmaz, Jaydeep P. Kulkarni</i>	

A 64-BIT ARM CPU AT CRYOGENIC TEMPERATURES: DESIGN TECHNOLOGY CO-OPTIMIZATION FOR POWER AND PERFORMANCE.....	27
<i>Rakshith Saligram, Divya Prasad, David Pietromonaco, Arijit Raychowdhury, Brian Cline</i>	

#### **SESSION 4: REFERENCES AND SENSORS**

A DIGITALLY-RECONFIGURABLE RC FREQUENCY GENERATOR USING IMPEDANCE IQ-BALANCED FREQUENCY-LOCKED-LOOP WITH SELECTABLE PHASE MIXING .....	29
<i>Boyu Shen, Matthew L. Johnston</i>	

A SECOND-ORDER TEMPERATURE COMPENSATED 1 $\mu$ W/MHZ 100MHZ RC OSCILLATOR WITH $\pm$ 140PPM INACCURACY FROM -40°C TO 95°C .....	31
<i>Kyu-Sang Park, Amr Khashaba, Ahmed Abdelrahman, Yongxin Li, Tianyu Wang, Ruhao Xia, Nilanjan Pal, Pavan Kumar Hanumolu</i>	

A 12MHZ/38.4MHZ FAST START-UP CRYSTAL OSCILLATOR USING IMPEDANCE GUIDED CHIRP INJECTION IN 22NM FINFET CMOS .....	33
<i>Hao Luo, Somnath Kundu, Chun Lee, Rinkle Jain, Sarah Shahraini, Eduardo Alban, Timo Huusari, Jason Mix, Nasser Kurd, Mohamed Abdel-Moneum, Brent Carlton</i>	

A 1-V DIODE-BASED TEMPERATURE SENSOR WITH A RESOLUTION FOM OF 3.1PJ•K <sup>2</sup> IN 55NM CMOS .....	35
<i>Zhong Tang, Yun Fang, Xiao-Peng Yu, Nick Nianxiong Tan, Shi Zheng, Pieter Harpe</i>	

AN 111PW VOLTAGE REFERENCE WITH A DIODE-LEAKAGE-DECOUPLING REPLICA FOR HIGH-TEMPERATURE MINIATURE IOT SYSTEMS .....	37
<i>Yuyang Li, Inhee Lee</i>	

#### **SESSION 6: 2D/3D SOC DESIGN**

A 256GB/S/MM-SHORELINE AIB-COMPATIBLE 16NM FINFET CMOS CHIPLET FOR 2.5D INTEGRATION WITH STRATIX 10 FPGA ON EMIB AND TILING ON SILICON INTERPOSER.....	39
<i>Chester Liu, Jacob Botimer, Zhengya Zhang</i>	

3DIC DESIGN CHALLENGES, EARLY SOLUTIONS AND FUTURE RECOMMENDATIONS.....	41
<i>Victoria Kolesov, Vivek Rajan, Ramune Nagisetty</i>	

3D-SPLIT SRAM: ENABLING GENERATIONAL GAINS IN ADVANCED CMOS.....	45
<i>R. Mathur, M. Bhargava, H. Perry, A. Cestero, F. Frederick, S. Hung, C. Chao, D. Smith, D. Fisher, N. Robson, X. Xu, P. Chandupatla, R. Balachandran, S. Sinha, B. Cline, J. P. Kulkarni</i>	

#### **SESSION 7: AMPLIFIER TECHNIQUES**

A NEGATIVE R-ASSISTED AMPLIFIER ON THE VIRTUAL GROUND AND ITS APPLICATIONS.....	47
<i>Youngcheol Chae, Moonhyung Jang, Changuk Lee, Sangwoo Lee, Seungwoo Song</i>	

AN 8-CHANNEL ANALOG FRONT-END WITH A PVT-LNSENSITIVE SWITCHED-CAPACITOR AND ANALOG COMBO DC SERVO LOOP ACHIEVING 300MV TOLERANCE AND 0.64S RECOVERY TIME TO ELECTRODE-DC OFFSET FOR PHYSIOLOGICAL SIGNAL RECORDING .....	53
<i>Geng Mu, Dawei Ye, Liangjian Lyu, Xiaobin Zhao, C. -J. Richard Shi</i>	

AN INVERTER-BASED AMPLIFIER STRUCTURE FOR NEURAL SIGNAL RECORDING WITH AN NEF OF 1.28 AND AREA-PER-CHANNEL OF 0.06MM <sup>2</sup> .....	55
<i>Qiuzhen Xu, Kun Liao, Junzhong Yang, Pengda Qu, Feng Luo, Weibo Hu, Stephen Vanduyne, Zhiming Xiao</i>	

A 53GΩ@DC INPUT IMPEDANCE MULTI-CHANNEL NEURAL RECORDING AMPLIFIER WITH 0.77 μVRMS INPUT-REFERRED NOISE FOR DEEP BRAIN IMPLANTS .....	57
<i>Hai Au Huynh, Milad Zamani, Margherita Ronchini, Homan Farkhani, Farshad Moradi</i>	

## **SESSION 10: BIOMEDICAL SYSTEMS AND INTERFACES**

MULTISITE BIO-STIMULATING IMPLANTS MAGNETOELECTRICALLY POWERED AND INDIVIDUALLY PROGRAMMED BY A SINGLE TRANSMITTER .....	59
<i>Zhanghao Yu, Joshua C. Chen, Yan He, Fatima T. Alrashdan, Benjamin W. Avants, Amanda Singer, Jacob T. Robinson, Kaiyuan Yang</i>	

A SOMATOSENSORY FEEDBACK SYSTEM IN 180NM CMOS .....	61
<i>Han Hao, Hangxing Liu, Jan Van Der Spiegel, Firooz Aflatouni</i>	

A 24-CHANNEL NEUROSTIMULATOR IC WITH ONE-SHOT IMPEDANCE-ADAPTIVE CHANNEL-SPECIFIC CHARGE BALANCING .....	63
<i>Fatemeh Eshaghi, Esmail Najafiaghdam, Hossein Kassiri</i>	

A 16-CHANNEL WIRELESS NEURAL RECORDING SYSTEM-ON-CHIP WITH CHT FEATURE EXTRACTION PROCESSOR IN 65NM CMOS .....	65
<i>Arda Uran, Kerim Ture, Cosimo Aprile, Alix Trouillet, Florian Fallegger, Azita Emami, Stéphanie P. Lacour, Catherine Dehollain, Yusuf Leblebici, Volkan Cevher</i>	

A 46-CHANNEL VECTOR STIMULATOR WITH 50MV WORST-CASE COMMON-MODE ARTIFACT FOR LOW-LATENCY ADAPTIVE CLOSED-LOOP NEUROMODULATION .....	67
<i>Arindam Mandal, Diego Peña, Rajesh Pamula, Karam Khateeb, Logan Murphy, Azadeh Yazdan-Shahmorad, Steve Perlmutter, Forrest Pape, Jacques C. Rudell, Visvesh Sathe</i>	

A 40V VOLTAGE-COMPLIANCE 12.75MA MAXIMUM-CURRENT MULTIPOLAR NEURAL STIMULATOR USING TIME-BASED CHARGE BALANCING TECHNIQUE ACHIEVING 2MV PRECISION .....	69
<i>Haoran Pu, Ahmad Reza Danesh, Omid Malekzadeh-Arasteh, Won Joon Sohn, An H. Do, Zoran Nenadic, Payam Heydari</i>	

ZERO-CROSSING-BASED BIO-ENGINEERED SENSOR .....	71
<i>Qijun Liu, Arslan Riaz, Timur Zirtiloglu, Maria Eugenia Inda, Miguel Jimenez, Yong Lai, Christoph Steiger, Elizabeth Diamond, Giovanni Traverso, Timothy Lu, Anantha Chandrakasan, Phillip Nadeau, Rabia Tugce Yazicigil</i>	

## **SESSION 11: ADVANCED ELECTRICAL AND OPTICAL COMMUNICATION CIRCUITS AND SYSTEMS**

56/112GBPS WIRELINE TRANSCIEVERS FOR NEXT GENERATION DATA CENTERS ON 7NM FINFET CMOS TECHNOLOGY .....	73
<i>Tamer Ali, Mohammed Abdullatif, Henry Park, Ehung Chen, Ramy Awad, Miguel Gandara</i>	

A 3.2GHZ 405FS <sub>RMS</sub> JITTER -237.2DB-FOM <sub>JIT</sub> RING-BASED FRACTIONAL-N SYNTHESIZER USING TWO-STEP QUANTIZATION NOISE CANCELLATION AND PIECEWISE-LINEAR NONLINEARITY CORRECTION .....	79
<i>Ahmed Elmallah, Junheng Zhu, Amr Khashaba, Karim Megawer, Ahmed Elkholy, Pavan Kumar Hanumolu</i>	
A 4-TO-1 240 GB/S PAM-4 MUX WITH A 7-TAP MIXED-SIGNAL FFE IN 55NM BICMOS.....	81
<i>M. Verplaetse, H. Ramon, N. Singh, B. Moeneclaey, P. Ossieur, G. Torfs</i>	
A SCALABLE 32-TO-56GB/S 0.56-TO-1.28PJ/B VOLTAGE-MODE VCSEL-BASED OPTICAL TRANSMITTER IN 28NM CMOS.....	83
<i>Rajesh Inti, Mozghan Mansuri, Joe Kennedy, Junyi Qiu, Chun-Ming Hsu, Jahnavi Sharma, Hao Li, Bryan Casper, James Jaussi</i>	
A 50GB/S HIGH-EFFICIENCY SI-PHOTONIC TRANSMITTER WITH LUMP-SEGMENTED MZM AND INTEGRATED PAM4 CDR.....	85
<i>Qiwen Liao, Miaofeng Li, Zhao Zhang, Jian Liu, Nanjian Wu, Xi Xiao, Nan Qi</i>	

## **SESSION 12: MM-WAVE CIRCUITS AND TRANSCEIVERS**

TRANSCEIVERS FOR 6G WIRELESS COMMUNICATIONS: CHALLENGES AND DESIGN SOLUTIONS.....	87
<i>Payam Heydari</i>	
AN ULTRA-COMPACT 84.9-107GHZ LNA WITH 4.9DB NF BY UTILIZING COUPLED-LINE-BASED GM-BOOSTING AND NOISE-CANCELING TECHNIQUES IN 65-NM CMOS TECHNOLOGY .....	95
<i>Wei Zhu, Jiawen Wang, Ruitao Wang, Yan Wang</i>	
A 3.6DB NF, 23-39GHZ REFLECTIONLESS RX WITH ABSORPTIVE AMPLIFIER AND DUAL-PATH NOISE CANCELLING LNA SUPPORTING 64-QAM/256-QAM/1024-QAM FOR 5G NR .....	97
<i>Zhixian Deng, Huizhen Jenny Qian, Xun Luo</i>	
A 94GHZ SCALABLE 2 × 2 PHASED-ARRAY RECEIVER IN SIGE BICMOS FOR HIGH DATA-RATE COMMUNICATION.....	99
<i>Huanbo Li, Jixin Chen, Debin Hou, Zekun Li, Rui Zhou, Wei Hong</i>	
A 26-32 GHZ DUAL-POLARIZATION RECEIVER WITH AUTONOMOUS POLARIZATION ALIGNMENT FOR FAST-RESPONSE MM-WAVE MIMO LINKS IN HIGHLY DYNAMIC MOBILE ENVIRONMENTS .....	101
<i>Amr Ahmed, Boce Lin, Hua Wang</i>	
A 28GHZ HYBRID-BEAMFORMING TRANSMITTER ARRAY SUPPORTING CONCURRENT DUAL DATA STEAMS AND SPATIAL NOTCH STEERING FOR 5G MIMO.....	103
<i>Yaolong Hu, Xiaohan Zhang, Taiyun Chi</i>	
A DUAL-MODE 24-32 GHZ 4-ELEMENT PHASED-ARRAY TRANSCEIVER FRONT-END WITH SSA BEAMFORMER FOR AUTONOMOUS AGILE UNKNOWN SIGNAL TRACKING AND BLOCKER REJECTION WITHIN <0.1 US AND 21.3%/15% TRANSMITTER PEAK/OP1DB PAE .....	105
<i>Wei Zhu, Jiawen Wang, Ruitao Wang, Yan Wang</i>	
AN ENERGY EFFICIENT FULLY INTEGRATED 20GBPS OOK WIRELESS TRANSMITTER AT 220GHZ .....	107
<i>Bahareh Hadidian, Farzad Khoeini, S. M. Hossein Naghavi, Andreia Cathelin, Ehsan Afshari</i>	

## **SESSION 15: SECURITY INSTANCES: SHIELDING THE ACHILLES' HEEL OF CHIPS**

SAMSUNG PHYSICALLY UNCLONABLE FUNCTION (SAMPUF™) AND ITS INTEGRATION WITH SAMSUNG SECURITY SYSTEM .....	109
<i>Yongki Lee, Bohdan Karpinskyy, Yunhyeok Choi, Kyoung-Moon Ahn, Yongsoo Kim, Jieun Park, Sumin Noh, Jisu Kang, Jonghoon Shin, Jaechul Park, Youngjin Chung, Jongshin Shin</i>	
GALVANICALLY ISOLATED, POWER AND ELECTROMAGNETIC SIDE-CHANNEL ATTACK RESILIENT SECURE AES CORE WITH INTEGRATED CHARGE PUMP BASED POWER MANAGEMENT .....	116
<i>Meizhi Wang, Shanshan Xie, Ping Na Li, Aseem Sayal, Ge Li, Vishnuvardhan V. Iyer, Aditya Thimmaiah, Michael Orshansky, Ali E. Yilmaz, Jaydeep P. Kulkarni</i>	
A LOW-POWER ELLIPTIC CURVE PAIRING CRYPTO-PROCESSOR FOR SECURE EMBEDDED BLOCKCHAIN AND FUNCTIONAL ENCRYPTION.....	118
<i>Utsav Banerjee, Anantha P. Chandrakasan</i>	
SECURE-RRAM: A 40NM 16KB COMPUTE-IN-MEMORY MACRO WITH RECONFIGURABILITY, SPARSITY CONTROL, AND EMBEDDED SECURITY .....	120
<i>Wantong Li, Shanshi Huang, Xiaoyu Sun, Hongwu Jiang, Shimeng Yu</i>	

## **SESSION 16: FREQUENCY GENERATION**

DIVIDERLESS FREQUENCY ACQUISITION & CHARGE PUMP MISMATCH COMPENSATION FOR LOW-POWER MILLIMETER-WAVE SUB-SAMPLING PLL.....	122
<i>Hao Wang, Omeed Momeni</i>	
AN 8.2-TO-21.5 GHZ DUAL-CORE QUAD-MODE ORTHOGONAL-COUPLED VCO WITH CONCURRENTLY DUAL-OUTPUT USING PARALLEL 8-SHAPED RESONATOR.....	130
<i>Wei Deng, Haikun Jia, Rui Wu, Shiyun Sun, Chenggang Li, Zhihua Wang, Baoyong Chi</i>	
A 13.6-69.1GHZ 5.6MW RING-TYPE INJECTION-LOCKED FREQUENCY DIVIDER BY FIVE WITH >20% CONTINUOUS LOCKING RANGE AND OPERATION UP TO 101.6GHZ IN 28NM CMOS .....	132
<i>Alessandro Garghetti, Andrea Leonardo Lacaita, David Seebacher, Matteo Bassi, Salvatore Levantino</i>	
A 2.7MW 45FS <sub>RMS</sub> -JITTER CRYOGENIC DYNAMIC-AMPLIFIER-BASED PLL FOR QUANTUM COMPUTING APPLICATIONS.....	134
<i>Jiang Gong, Edoardo Charbon, Fabio Sebastiano, Masoud Babaie</i>	

## **SESSION 17: DC-DC CONVERTERS**

DESIGN TECHNIQUES OF INTEGRATED POWER MANAGEMENT CIRCUITS FOR LOW POWER EDGE DEVICES.....	136
<i>Li Xu, Jeongsup Lee, Mehdi Saligane, David Blaauw, Dennis Sylvester</i>	
A 5-100V INPUT LOW-PROFILE ADAPTIVE DELAY COMPENSATED HYSTERETIC LED DRIVER WITH ENHANCED CURRENT ACCURACY .....	140
<i>Qi Cheng, Jin Liu, Hoi Lee</i>	
QUAD GATE-DRIVER CONTROLLER WITH START-UP AND SHUTDOWN FOR CASCADED RESONANT SWITCHED-CAPACITOR CONVERTER .....	142
<i>Pourya Assem, Robert Pilawa-Podgurski</i>	

A SELF-RESONANT BOOST CONVERTER FOR SOLAR ENERGY HARVESTING WITH 97% TRACKING EFFICIENCY, 80 MV SELF-STARTUP AND ULTRA-WIDE RANGE SOURCE TRACKING.....	144
<i>Seneke Chamith Chadrarathna, Jong-Wook Lee</i>	
A 12-W 96.1%-EFFICIENCY EFUSE-BASED ULTRAFAST BATTERY CHARGER SUPPORTING WIRELESS AND USB POWER INPUTS.....	146
<i>Yong Qu, Wei Shu, Yen-Cheng Kuan, Shih-Hua Wood Chiang, Yue Li, Zixian Zheng, Joseph S. Chang</i>	
A DUAL-LOOP 4-PHASE SWITCHING LDO WITH SCALABLE LOAD CAPABILITY AND TUNABLE ACTIVE VOLTAGE POSITIONING FOR MICROPROCESSORS .....	148
<i>Xiangyu Mao, Yan Lu, Rui P. Martins</i>	
A 0.75-5V, 15.8 NA WITH 1.8 $\mu$ S DELAY SUPPLY VOLTAGE SUPERVISOR USING ADAPTIVELY BIASED COMPARATOR AND SAMPLE & HOLD TECHNIQUE FOR IOT .....	150
<i>Ashutosh Chitnis, Rajat Chauhan, Divya Kaur, Qadeer Khan</i>	

## **SESSION 22: CIRCUITS FOR MACHINE LEARNING AND CRYO-CMOS APPLICATIONS**

A 40NM 100KB 118.44TOPS/W TERNARY-WEIGHT COMPUTEIN-MEMORY RRAM MACRO WITH VOLTAGE-SENSING READ AND WRITE VERIFICATION FOR RELIABLE MULTI-BIT RRAM OPERATION .....	152
<i>Jong-Hyeok Yoon, Muya Chang, Win-San Khwa, Yu-Der Chih, Meng-Fan Chang, Arijit Raychowdhury</i>	
A 128X128 SRAM MACRO WITH EMBEDDED MATRIX-VECTOR MULTIPLICATION EXPLOITING PASSIVE GAIN VIA MOS CAPACITOR FOR MACHINE LEARNING APPLICATION.....	154
<i>Rezwan A Rasul, Mike Shuo-Wei Chen</i>	
A 400MHZ NPU WITH 7.8TOPS <sup>2</sup> /W HIGH-PERFORMANCEGUARANTEED EFFICIENCY IN 55NM FOR MULTI-MODE PRUNING AND DIVERSE QUANTIZATION USING PATTERN-KERNEL ENCODING AND RECONFIGURABLE MAC UNITS .....	156
<i>Zhanhong Tan, Sia-Huat Tan, Jan-Henrik Lambrechts, Yannian Zhang, Yifu Wu, Kaisheng Ma</i>	
CRYOMEM: A 4K-300K 1.3GHZ EDRAM MACRO WITH HYBRID 2T-GAIN-CELL IN A 28NM LOGIC PROCESS FOR CRYOGENIC APPLICATIONS .....	158
<i>Rakshith Saligram, Suman Datta, Arijit Raychowdhury</i>	

## **SESSION 23: EMERGING POWER CONVERTERS**

COUPLED INDUCTORS FOR FAST-RESPONSE HIGH-DENSITY POWER DELIVERY: DISCRETE AND INTEGRATED .....	160
<i>Charles R. Sullivan, Minjie Chen</i>	
ENVELOPE-TRACKING SUPPLY MODULATOR WITH TRELIS SEARCH-BASED SWITCHING AND 160MHZ CAPABILITY.....	168
<i>Weiyu Leng, Asad Abidi, Sraavan Mundlapudi, Hooman Darabi, Debopriyo Chowdhury, Ali Afsahi, Sida Li</i>	
AN ANALOG LOW-POWER HIGHLY-ACCURATE LINK-ADAPTIVE ENERGY STORAGE EFFICIENCY MAXIMIZER FOR RESONANT CM WIRELESS POWER RECEIVERS.....	170
<i>Mansour Taghadosi, Hossein Kassiri</i>	



A BATTERY-CONNECTED INDUCTOR-FIRST FLYING CAPACITOR MULTILEVEL  
 CONVERTER ACHIEVING 0.77W/MM<sup>2</sup> AND 97.1% PEAK EFFICIENCY..... 172  
*Abdullah Abdulslam, Patrick P. Mercier*

AN EFFICIENT WIRELESS POWER AND DATA TRANSFER SYSTEM WITH CURRENT-  
 MODULATED ENERGY-REUSE BACK TELEMETRY AND ENERGY-ADAPTIVE DUAL-  
 INPUT VOLTAGE REGULATION ..... 174  
*Minjae Kim, Hyun-Su Lee, Hyung-Min Lee*

A GENERAL-REGRESSION-NEURAL-NETWORK BASED 5V-TO-48V THREE-LEVEL  
 BUCK/BOOST POWER CONVERTER WITH 40DB PSRR 90%-EFFICIENCY FOR SSD  
 POWER LOSS PROTECTION..... 176  
*Chang Yang, Weizhong Chen, Yanli Fan, Ping Gui*

**SESSION 24: MILLIMETER WAVE POWER AMPLIFIERS AND TRANSMITTERS**

A 30GHZ 4-WAY SERIES DOHERTY DIGITAL POLAR TRANSMITTER ACHIEVING 18%  
 DRAIN EFFICIENCY AND -27.6DB EVM WHILE TRANSMITTING 300MHZ 64-QAM  
 OFDM SIGNAL..... 178  
*Mohsen Mortazavi, Yiyu Shen, Dieuwert. P. N. Mul, Leo C. N. De Vreede, Marco Spirito,  
 Masoud Babaie*

PROSPECTS FOR HIGH-EFFICIENCY SILICON AND LLL-V POWER AMPLIFIERS AND  
 TRANSMITTERS IN 100-300 GHZ BANDS..... 180  
*James F. Buckwalter, Mark J. W. Rodwell, Kang Ning, Ahmed Ahmed, Andrea Arias-Purdue,  
 Jeff Chien, Everett O'Malley, Eythan Lam*

A 24-28 GHZ CONCURRENT HARMONIC AND SUBHARMONIC TUNING CLASS E/F<sub>2,2/3</sub>  
 SUBHARMONIC SWITCHING POWER AMPLIFIER ACHIEVING PEAK/PBO EFFICIENCY  
 ENHANCEMENT..... 187  
*Aoyang Zhang, Mostafa Ayeshe, Soumya Mahapatra, Mike Shuo-Wei Chen*

AN ULTRA-COMPACT 16-TO-45 GHZ POWER AMPLIFIER WITHIN A SINGLE  
 INDUCTOR FOOTPRINT USING FOLDED TRANSFORMER TECHNIQUE..... 189  
*Pingda Guan, Haikun Jia, Wei Deng, Zhihua Wang, Baoyong Chi*

**SESSION 26: DELTA-SIGMA CONVERTERS**

A 94.1 DB DR 4.1 NW/HZ BANDWIDTH/POWER SCALABLE DTDSM FOR IOT SENSING  
 APPLICATIONS BASED ON SWING-ENHANCED FLOATING INVERTER AMPLIFIERS ..... 191  
*Yibo Zhao, Huajun Zhang, Yaopeng Hu, Yuanxin Bao, Le Ye, Wanyuan Qu, Menglian Zhao,  
 Zhichao Tan*

A 0.9-V CALIBRATION-FREE 97DB-SFDR 2-MS/S CONTINUOUS TIME INCREMENTAL  
 DELTA-SIGMA ADC UTILIZING VARIABLE BIT WIDTH QUANTIZER IN 28NM CMOS ..... 193  
*Mohamed A. Mokhtar, Ahmed Abdelaal, Markus Sporer, Joachim Becker, John G. Kauffman,  
 Maurits Ortmanns*

A 0.9V 45MS/S CT  $\Delta\Sigma$  MODULATOR WITH 94DB SFDR AND 25.6FJ/CONV. ENABLED BY  
 A DIGITAL STATIC AND ISI CALIBRATION IN 22 FDSOI CMOS ..... 195  
*Marcel Runge, Dario Schmock, Tobias Kaiser, Friedel Gerfers*

A 18MS/S 76DB SNDR 93DB SFDR CT  $\Delta\Sigma$  MODULATOR WITH INPUT VOLTAGE  
 TRACKING 2ND-ORDER GMVC FILTER AND SHARED FIR DAC IN 22NM FDSOI CMOS ..... 197  
*Marcel Runge, Julius Edler, Tobias Kaiser, Friedel Gerfers*

AN 81.5DB-DR 1.25MHZ-BW VCO-BASED CT $\Delta\Sigma$ ADC WITH DOUBLE-PFD QUANTIZER .....	199
<i>Yi Zhong, Xiyuan Tang, Jiaxin Liu, Wenda Zhao, Shaolan Li, Nan Sun</i>	

## **SESSION 29: ADVANCED SOCS FOR EMERGING WEARABLE/PORTABLE APPLICATIONS**

A 65NM RESONANT ELECTRO-QUASISTATIC 5-240UW HUMAN WHOLE-BODY POWERING AND 2.19UW COMMUNICATION SOC WITH AUTOMATIC MAXIMUM RESONANT POWER TRACKING .....	201
<i>Nirmoy Modak, Debayan Das, Mayukh Nath, Baibhab Chatterjee, K Gaurav Kumar, Shovan Maity, Shreyas Sen</i>	
A 252 SPINS SCALABLE CMOS ISING CHIP FEATURING SPARSE AND RECONFIGURABLE SPIN INTERCONNECTS FOR COMBINATORIAL OPTIMIZATION PROBLEMS .....	203
<i>Yuqi Su, Junjie Mu, Hyunjoon Kim, Bongjin Kim</i>	
A 16 PJ/BIT 0.1-15MBPS COMPRESSIVE SENSING IC WITH ON-CHIP DWT SPARSIFIER FOR AUDIO SIGNALS.....	205
<i>K Gaurav Kumar, Baibhab Chatterjee, Shreyas Sen</i>	
A 650 $\mu$ W 4-CHANNEL 83DBA-SNDR SPEECH RECOGNITION FRONT-END WITH ADAPTIVE BEAMFORMING AND FEATURE EXTRACTION .....	207
<i>Taewook Kang, Seungjong Lee, Mohammad Haghigat, Darren Abramson, Michael Flynn</i>	
A 32X32 TIME-DOMAIN WAVEFRONT COMPUTING ACCELERATOR FOR PATH PLANNING AND SCIENTIFIC SIMULATIONS.....	209
<i>Chengshuo Yu, Yuqi Su, Jaeho Lee, Kevin Chai, Bongjin Kim</i>	

## **SESSION 30: LOW POWER AND HIGH PRECISION — RF POTPOURRI**

NANOLITER-SCALE AUTONOMOUS ELECTRONICS: ADVANCES, CHALLENGES, AND OPPORTUNITIES .....	211
<i>Alyosha Christopher Molnar, Sunwoo Lee, Alejandro Cortese, Paul McEuen, Sanaz Sadeghi, Shahaboddin Ghajari</i>	
A 1.6 GS/S SPECTRUM CHANNELIZER WITH PWM-LO BASED SUB-BAND EQUALIZATION .....	217
<i>Ki Yong Kim, Ranjit Gharpurey</i>	
A 6 $\mu$ M-PRECISION PULSED-COHERENT LIDAR WITH A 40-DB TUNING RANGE INVERTER-BASED PHASE-INVARIANT PGA .....	219
<i>Li-Yang Chen, Abhinav Kumar Vinod, James McMillan, Chee Wei Wong, Chih-Kong Ken Yang</i>	

## **SESSION 31: SAR CONVERTERS**

A 1GS/S 82DB PEAK-SFDR 12B SINGLE-CHANNEL PIPE-SAR ADC WITH HARMONIC-INJECTING CROSS-COUPLED-PAIR AND FAST N-REPLICA BOOTSTRAP SWITCH ACHIEVING 7.5FJ/CONV-STEP .....	221
<i>Liang Fang, Tao Fu, Xianshan Wen, Ping Gui</i>	

A 79.1DB-SNDR 20MHZ-BW 2 <sup>ND</sup> -ORDER SAR-ASSISTED NOISE-SHAPING PIPELINE ADC WITH GAIN AND OFFSET BACKGROUND CALIBRATIONS BASED ON CONVERGENCE ENHANCED SPLIT-OVER-TIME ARCHITECTURE .....	223
<i>Yanbo Zhang, Jin Zhang, Shubin Liu, Zhangming Zhu, Yan Zhu, Chi-Hang Chan, R. P. Martins</i>	
A LOW-COST 0.98μW0.8V OVERSAMPLED SAR ADC WITH PRE-COMPARISON AND MISMATCH ERROR SHAPING ACHIEVING 84.5DB SNDR AND 103DB SFDR .....	225
<i>Yuting Shen, Hanyue Li, Haoming Xin, Eugenio Cantatore, Pieter Harpe</i>	
A13B-ENOB THIRD-ORDER NOISE-SHAPING SAR ADC USING A HYBRID ERROR-CONTROL STRUCTURE .....	227
<i>Qihui Zhang, Jing Li, Zhong Zhang, Kejun Wu, Ning Ning, Qi Yu</i>	

**Author Index**