

2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM 2021)

**Virtual Event
9 – 12 May 2021**



**IEEE Catalog Number: CFP21054-POD
ISBN: 978-1-6654-0253-8**

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21054-POD
ISBN (Print-On-Demand):	978-1-6654-0253-8
ISBN (Online):	978-1-6654-3555-0
ISSN:	2576-2613

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) FCCM 2021

Table of Contents

Welcome from the FCCM 2021 General Chair .xiii.....	
Organizing Committee .xv.....	
Program Committee .xvi.....	
Subreviewers .xviii.....	

Session 1: FPGA CAD

XBERT: Xilinx Logical-Level Bitstream Embedded RAM Transfusion .1.....	
<i>Matthew Hofmann (University of Pennsylvania, USA), Zhiyao Tang (University of Pennsylvania, USA), Jonathan Orgill (Brigham Young University, USA), Jonathan Nelson (Brigham Young University, USA), David Glanzman (Nvidia Corporation, USA), Brent Nelson (Brigham Young University, USA), and André DeHon (University of Pennsylvania, USA)</i>	
A Safari through FPGA-Based Neural Network Compilation and Design Automation Flows .10....	
<i>Patrick Plagwitz (Friedrich-Alexander Universität Erlangen-Nürnberg (FAU), Germany), Frank Hannig (Friedrich-Alexander Universität Erlangen-Nürnberg (FAU), Germany), Martin Ströbel (Schaeffler Technologies AG & Co. KG, Germany), Christoph Strohmeyer (Schaeffler Technologies AG & Co. KG, Germany), and Jürgen Teich (Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), Germany)</i>	
Flexible Instrumentation for Live On-chip Debug of Machine Learning Training on FPGAs .20....	
<i>Daniel Holanda Noronha (University of British Columbia), Zhiqiang Que (Imperial College London), Wayne Luk (Imperial College London), and Steve J.E. Wilton (University of British Columbia)</i>	

Session 2: Machine Learning 1 (Inference and Time-Series Prediction)

BoostGCN: A Framework for Optimizing GCN Inference on FPGA .29.....	
<i>Bingyi Zhang (University of Southern California, USA), Rajgopal Kannan (US Army Research Lab, USA), and Viktor Prasanna (University of Southern California, USA)</i>	

FA-LAMP: FPGA-Accelerated Learned Approximate Matrix Profile for Time Series Similarity Prediction .40.....

Amin Kalantar (University of California, Riverside), Zachary Zimmerman (University of California, Riverside), and Philip Brisk (University of California, Riverside)

HAO: Hardware-Aware Neural Architecture Optimization for Efficient Inference .50.....

Zhen Dong (University of California, Berkeley; The University of Hong Kong, Hong Kong), Yizhao Gao (University of California, Berkeley; The University of Hong Kong, Hong Kong), Qijing Huang (University of California, Berkeley; The University of Hong Kong, Hong Kong), John Wawrzyniek (University of California, Berkeley; The University of Hong Kong, Hong Kong), Hayden K.H. So (University of California, Berkeley; The University of Hong Kong, Hong Kong), and Kurt Keutzer (University of California, Berkeley; The University of Hong Kong, Hong Kong)

Session 3: Applications 1 (Scientific Computing and Robotics)

GAME: Gaussian Mixture Model Mapping and Navigation Engine on Embedded FPGA .60.....

Yuanfan Xu (Tsinghua University, China; Beijing National Research Center for Information Science and Technology (BNRist), China), Zhaoliang Zhang (Tsinghua University, China; Beijing National Research Center for Information Science and Technology (BNRist), China), Jincheng Yu (Tsinghua University, China; Beijing National Research Center for Information Science and Technology (BNRist), China), Jianfei Cao (School of Microelectronics, Hefei University of Technology, China), Haolin Dong (Tsinghua University, China; Beijing National Research Center for Information Science and Technology (BNRist), China), Zhengfeng Huang (School of Microelectronics, Hefei University of Technology, China), Yu Wang (Tsinghua University, China; Beijing National Research Center for Information Science and Technology (BNRist), China), and Huazhong Yang (Tsinghua University, China; Beijing National Research Center for Information Science and Technology (BNRist), China)

Systematically Migrating an Operational Microphysics Parameterisation to FPGA Technology .69

James Stanley Targett (Imperial College London, UK), Wayne Luk (Imperial College London, UK), Michael Lange (European Centre for Medium-Range Weather Forecasts (ECMWF)), and Olivier Marsden (European Centre for Medium-Range Weather Forecasts (ECMWF))

Solving Large Top-K Graph Eigenproblems with a Memory and Compute-Optimized FPGA Design .78

Francesco Sgherzi (Politecnico di Milano, Italy), Alberto Parravicini (Politecnico di Milano, Italy), Marco Siracusa (Politecnico di Milano, Italy), and Marco D. Santambrogio (Politecnico di Milano, Italy)

Session 4: Architecture

- Compute-Capable Block RAMs for Efficient Deep Learning Acceleration on FPGAs .88.....
Xiaowei Wang (University of Michigan), Vidushi Goyal (University of Michigan), Jiecao Yu (University of Michigan), Valeria Bertacco (University of Michigan), Andrew Boutros (Intel Corporation), Eriko Nurvitadhi (Intel Corporation), Charles Augustine (Intel Corporation), Ravi Iyer (Intel Corporation), and Reetuparna Das (University of Michigan)
- GORDON: Benchmarking Optane DC Persistent Memory Modules on FPGAs .97.....
Jialiang Zhang (University of Pennsylvania), Nicholas Beckwith (University of Pennsylvania), and Jing (Jane) Li (University of Pennsylvania)
- FANS: FPGA-Accelerated Near-Storage Sorting .106.....
Weikang Qiao (University of California, Los Angeles, USA), Jihun Oh (Samsung Electronics, Hwasung, Korea), Licheng Guo (University of California, Los Angeles, USA), Mau-Chung Frank Chang (University of California, Los Angeles, USA), and Jason Cong (University of California, Los Angeles, USA)
- Mocarabe: High-Performance Time-Multiplexed Overlays for FPGAs .115.....
Frederick Tombs (University of Waterloo, Canada), Alireza Mellat (University of Waterloo, Canada), and Nachiket Kapre (University of Waterloo, Canada)

Session 5: Applications 2 (Medical, Biology, Physics)

- HEDAcc: FPGA-Based Accelerator for High-Order Epistasis Detection .124.....
Gaspar Ribeiro (INESC-ID; Instituto Superior Técnico, Universidade de Lisboa, Portugal), Nuno Neves (INESC-ID; Instituto de Telecomunicações, Portugal), Sergio Santander-Jiménez (University of Extremadura, Spain), and Aleksandar Ilic (INESC-ID; Instituto Superior Técnico, Universidade de Lisboa, Portugal)
- The Importance of Being X-Drop: High Performance Genome Alignment on Reconfigurable Hardware .133.....
Alberto Zeni (Politecnico Di Milano, Italy), Guido Walter Di Donato (Politecnico Di Milano, Italy), Lorenzo Di Tucci (Huxelerate S.r.l.), Marco Rabozzi (Huxelerate S.r.l.), and Marco D. Santambrogio (Politecnico Di Milano, Italy)
- Upgrade of FPGA Range-Limited Molecular Dynamics to Handle Hundreds of Processors .142.
Chunshu Wu (Boston University, USA), Tong Geng (Pacific Northwest National Lab; Boston University, USA), Sahan Bandara (Boston University, USA), Chen Yang (Boston University, USA), Vipin Sachdeva (Silicon Therapeutics, USA), Woody Sherman (Silicon Therapeutics, USA), and Martin Herbordt (Boston University, USA)
- FPGA-Accelerated Iterative Reconstruction for Transmission Electron Tomography .152.....
Linjun Qiao (Peking University), Guojie Luo (Peking University), Wentai Zhang (Peking University; Shenzhen Tencent Computer Systems Co. Ltd.), and Ming Jiang (Peking University)

Session 6: Machine Learning 2 (CNNs)

- Optimized FPGA-Based Deep Learning Accelerator for Sparse CNN using High Bandwidth Memory .157.....
Chao Jiang (University of Florida, USA), David Ojika (University of Florida, USA), Bhavesh Patel (Dell Technologies, USA), and Herman Lam (University of Florida, USA)
- unzipFPGA: Enhancing FPGA-Based CNN Engines with On-the-Fly Weights Generation .165.....
Stylianos I. Venieris (Samsung AI Center-Cambridge, UK), Javier Fernandez-Marques (University of Oxford, UK), and Nicholas D. Lane (Samsung AI Center, UK; University of Cambridge, UK)
- ESCA: Event-Based Split-CNN Architecture with Data-Level Parallelism on UltraScale+ FPGA .176
Pankaj Bhowmik (University of Florida, Gainesville, USA), Md Jubaer Hossain Pantho (University of Florida, Gainesville, USA), Joel Mandebi Mbongue (University of Florida, Gainesville, USA), and Christophe Bobda (University of Florida, Gainesville, USA)
- 3D-VNPU: A Flexible Accelerator for 2D/3D CNNs on FPGA .181.....
Huipeng Deng (Sun Yat-sen University, China), Jian Wang (Sun Yat-sen University, China), Huafeng Ye (Sun Yat-sen University, China), Shanlin Xiao (Sun Yat-sen University, China), Xiangyu Meng (Sun Yat-sen University, China), and Zhiyi Yu (Sun Yat-sen University, China)

Session 7: High-Level Synthesis

- Clockwork: Resource-Efficient Static Scheduling for Multi-rate Image Processing Applications on FPGAs .186.....
Dillon Huff (Stanford University), Steve Dai (NVIDIA), and Pat Hanrahan (Stanford University)
- Probabilistic Scheduling in High-Level Synthesis .195.....
Jianyi Cheng (Imperial College London, UK), John Wickerson (Imperial College London, UK), and George A. Constantinides (Imperial College London, UK)
- Extending High-Level Synthesis for Task-Parallel Programs .204.....
Yuze Chi (University of California, Los Angeles, USA), Licheng Guo (University of California, Los Angeles, USA), Jason Lau (University of California, Los Angeles, USA), Young-kyu Choi (Inha University), Jie Wang (University of California, Los Angeles, USA), and Jason Cong (University of California, Los Angeles, USA)
- HLS-Compatible, Embedded-Processor Stream Links .214.....
Eric Micallef (University of Pennsylvania, USA), Yuanlong Xiao (University of Pennsylvania, USA), and André DeHon (University of Pennsylvania, USA)
- An Empirical Study of the Reliability of High-Level Synthesis Tools .219.....
Yann Herklotz (Imperial College London, UK), Zewei Du (Imperial College London, UK), Nadesh Ramanathan (Imperial College London, UK), and John Wickerson (Imperial College London, UK)

Session 8: Security and Cloud Computing

- Cloud FPGA Cartography using PCIe Contention .224.....
Shanquan Tian (Yale University, USA), Ilias Giechaskiel (Independent Researcher, United Kingdom), Wenjie Xiong (Yale University, USA), and Jakub Szefer (Yale University, USA)
- Trusted Configuration in Cloud FPGAs .233.....
Shaza Zeitouni (Technische Universität Darmstadt, Germany), Jo Vliegen (Katholieke Universiteit Leuven, Belgium), Tommaso Frassetto (Technische Universität Darmstadt, Germany), Dirk Koch (The University of Manchester, UK), Ahmad-Reza Sadeghi (Technische Universität Darmstadt, Germany), and Nele Mentens (Katholieke Universiteit Leuven, Belgium; Leiden University, The Netherlands)
- Remote Power Attacks on the Versatile Tensor Accelerator in Multi-tenant FPGAs .242.....
Shanquan Tian (Yale University, USA), Shayan Moini (University of Massachusetts Amherst, USA), Adam Wolnikowski (Yale University, USA), Daniel Holcomb (University of Massachusetts Amherst, USA), Russell Tessier (University of Massachusetts Amherst, USA), and Jakub Szefer (Yale University, USA)
- Runtime Detection of Probing/Tampering on Interconnecting Buses .247.....
Zhenyu Xu (University of Rhode Island, USA), Thomas Mauldin (University of Rhode Island, USA), Qing Yang (University of Rhode Island, USA), and Tao Wei (University of Rhode Island, USA)

Poster Papers

- A General Video Processing Framework on Edge Computing FPGAs .252.....
Feng Yu (Southeast University, China), He Li (University of Cambridge, UK), Rongshi Dai (Southeast University, China), and Yongming Tang (Southeast University, China)
- A Tunable Dual-Edge Time-to-Digital Converter .253.....
Colin Drewes (University of California, San Diego), Steven Harris (University of California, San Diego), Winnie Wang (University of California, San Diego), Richard Appen (University of California, San Diego), Olivia Weng (University of California, San Diego), Ryan Kastner (University of California, San Diego), William Hunter (Georgia Tech Research Institute), Christopher McCarty (Georgia Tech Research Institute), and Dustin Richmond (University of Washington)
- Accelerating Large-Scale Nearest Neighbor Search with Computational Storage Device .254....
Ji-Hoon Kim (School of Electrical Engineering, KAIST, Republic of Korea), Yeo-Reum Park (School of Electrical Engineering, KAIST, Republic of Korea), Jaeyoung Do (Microsoft Research, USA), Soo-Young Ji (Memory Business, Samsung Electronics, Republic of Korea), and Joo-Young Kim (School of Electrical Engineering, KAIST, Republic of Korea)

ARC: Reconfigurable Cache Security Assurance with Application-Specific Randomized Mapping in FPGA-Based Heterogeneous Computing .255.....	
	<i>Sanjay Gandham (University of Central Florida, USA), Rakin Muhammad Shadab (University of Central Florida, USA), and Mingjie Lin (University of Central Florida, USA)</i>
AutoTEA: Automated Transistor-Level Efficient and Accurate Optimization for GRM FPGA Design .256.....	
	<i>Yanze Li (State Key Lab of ASIC & System, School of Microelectronics, Fudan University, China), Yufan Zhang (State Key Lab of ASIC & System, School of Microelectronics, Fudan University, China), Jiafeng Liu (State Key Lab of ASIC & System, School of Microelectronics, Fudan University, China), Jian Wang (State Key Lab of ASIC & System, School of Microelectronics, Fudan University, China), Jinmei Lai (State Key Lab of ASIC & System, School of Microelectronics, Fudan University, China), and Gang Qu (University of Maryland, College Park, United States)</i>
Configurable Pipelined Datapath for Data Acquisition in Interventional Computed Tomography.... 257	
	<i>Daniele Passaretti (Otto von Guericke University Magdeburg; Research Campus STIMULATE, Germany) and Thilo Pionteck (Otto von Guericke University Magdeburg, Germany)</i>
DMA Medusa: A Vendor-Independent FPGA-Based Architecture for 400 Gbps DMA Transfers .258	
	<i>Jan Kubálek (CESNET a.l.e., Czech Republic), Jakub Cabal (CESNET a.l.e., Czech Republic), Martin Špinler (CESNET a.l.e., Czech Republic), and Radek Iša (CESNET a.l.e., Czech Republic)</i>
Edge Accelerator for Lifelong Deep Learning using Streaming Linear Discriminant Analysis .259	
	<i>Duvindu Piyasena (Nanyang Technological University, Singapore), Siew-Kei Lam (Nanyang Technological University, Singapore), and Meiqing Wu (Nanyang Technological University, Singapore)</i>
Enabling OpenMP Task Parallelism on Multi-FPGAs .260.....	
	<i>Ramon Nepomuceno (University of Campinas, Brazil), Renan Sterle (University of Campinas, Brazil), Guilherme Valarini (University of Campinas, Brazil), Marcio Pereira (University of Campinas, Brazil), Hervé Yviquel (University of Campinas, Brazil), and Guido Araujo (University of Campinas, Brazil)</i>
Extending HLS with High-Level Descriptive Language for Configurable Algorithm-Level Spatial Structure Design .261.....	
	<i>Chengyue Wang (Zhejiang University, China), Sitao Huang (University of Illinois, USA), Wen-Mei Hwu (University of Illinois, USA), and Deming Chen (University of Illinois, USA)</i>
FERMAT: FPGA-Accelerated Heterogeneous Computing Platform Near NVMe Storage .262.....	
	<i>Yu Zou (University of Central Florida) and Mingjie Lin (University of Central Florida)</i>
FFIVE: An FPGA Framework for Interactive VNF Environments .263.....	
	<i>Juan Camilo Vega (University of Toronto, Canada), Mohammad Ewais (University of Toronto, Canada), Alberto Leon Garcia (University of Toronto, Canada), and Paul Chow (University of Toronto, Canada)</i>

Heterogeneous Dual-Core Overlay Processor for Light-Weight CNNs .264.....	
	<i>Tiandong Zhao (University of California, Los Angeles), Yunxuan Yu (University of California, Los Angeles), Kun Wang (University of California, Los Angeles), and Lei He (University of California, Los Angeles)</i>
Near-Storage Acceleration of Database Query Processing with SmartSSDs .265.....	
	<i>Mohammadreza Soltaniyeh (Rutgers University), Veronica Lagrange Moutinho Dos Reis (Samsung Semiconductor, Inc), Matthew Bryson (Samsung Semiconductor, Inc), Richard Martin (Rutgers University), and Santosh Nagarakatte (Rutgers University)</i>
NullaNet Tiny: Ultra-low-Latency DNN Inference Through Fixed-Function Combinational Logic 266	
	<i>Mahdi Nazemi (University of Southern California, USA), Arash Fayyazi (University of Southern California, USA), Amirhossein Esmaili (University of Southern California, USA), Atharva Khare (University of Southern California, USA), Soheil Nazar Shahsavani (University of Southern California, USA), and Massoud Pedram (University of Southern California, USA)</i>
ONT-X: An FPGA Approach to Real-Time Portable Genomic Analysis .268.....	
	<i>Ramachandra Chakenalli Nanjegowda (University of Utah), Gurpreet Kalsi (Intel Labs), Anirban Nag (University of Utah), Kamlesh Pillai (Intel Labs), Sreenivas Subramoney (Intel Labs), and Rajeev Balasubramonian (University of Utah)</i>
Particle Mesh Ewald for Molecular Dynamics in OpenCL on an FPGA Cluster .270.....	
	<i>Lawrence C. Stewart (Silicon Therapeutics, USA), Carlo Pascoe (Silicon Therapeutics, USA), Emery Davis (Silicon Therapeutics, USA), Brian W. Sherman (Silicon Therapeutics, USA), Martin Herbordt (Boston University, USA), and Vipin Sachdeva (Silicon Therapeutics, USA)</i>
Pharos: A Performance Monitor for Multi-FPGA Systems .271.....	
	<i>Arzhang Rafii (University of Toronto, Canada), Paul Chow (University of Toronto, Canada), and Welson Sun (Alibaba Group, USA)</i>
Reconfigurable Synthesizable Synchronization FIFOs .272.....	
	<i>Ameer M. S. Abdelhadi (University of Toronto) and He Li (University of Cambridge)</i>
Scalable FPGA Median Filtering via a Directional Median Cascade .273.....	
	<i>Oscar Rahnema (University of Oxford, UK), Stuart Golodetz (University of Oxford, UK), Tommaso Cavallari (University of Oxford, UK), and Philip Torr (University of Oxford, UK)</i>
Scheduling Persistent and Fully Cooperative Instructions .274.....	
	<i>Yu Yang (School of EECS, KTH Royal Institute of Technology, Sweden), Ahmed Hemani (School of EECS, KTH Royal Institute of Technology, Sweden), and Kolin Paul (Indian Institute of Technology Delhi, India)</i>
TOCO: A Systolic Network for Efficient Transposed Convolutions with Output-Reuse Paths .275	
	<i>Zhengzheng Ma (Peking University) and Guojie Luo (Peking University)</i>
TwinDNN: A Tale of Two Deep Neural Networks .276.....	
	<i>Hyunmin Jeong (University of Illinois, Urbana-Champaign) and Deming Chen (University of Illinois, Urbana-Champaign)</i>

Using hls4ml to Map Convolutional Neural Networks on Interconnected FPGA Devices .277.....
Evangelos Mageiropoulos (Foundation for Research and Technology Hellas (FORTH), Greece), Nikolaos Chrysos (Foundation for Research and Technology Hellas (FORTH), Greece), Nikolaos Dimou (Foundation for Research and Technology Hellas (FORTH), Greece), and Manolis Katevenis (Foundation for Research and Technology Hellas (FORTH), Greece)

An FPGA Based Hardware Accelerated Framework for Solar Spectra Matching with Parameterized Matched Filter IP Core .278.....
Verjina Torosian Khouygan (California State University, Northridge, USA), Shahnam Mirzaei (California State University, Northridge, USA), Christian Beck (National Science Observatory, USA), and Debi Prasad Choudhary (California State University, Northridge, USA)

Time-Domain FPGA Power Delivery Network Characterization Methodology .279.....
Yanran P. Chen (Xilinx, Inc., USA), Martin L. Voogel (Xilinx, Inc., USA), Ed Priest (Xilinx, Inc., USA), Qian Wang (Xilinx, Inc., USA), Ranjeeth Doppalapudi (Xilinx, Inc., USA), and Praful Jain (Xilinx, Inc., USA)

Author Index 281