

2021 IEEE 39th VLSI Test Symposium (VTS 2021)

**Virtual Conference
25 – 28 April 2021**



IEEE Catalog Number: CFP21029-POD
ISBN: 978-1-6654-3005-0

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21029-POD
ISBN (Print-On-Demand):	978-1-6654-3005-0
ISBN (Online):	978-1-6654-1949-9
ISSN:	1093-0167

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

A HYBRID PROTECTION SCHEME FOR RECONFIGURABLE SCAN NETWORKS	1
<i>Natalia Lylina; Ahmed Attaya; Hans-Joachim Wunderlich</i>	
MULTI-BIT BLINDING: A COUNTERMEASURE FOR RSA AGAINST SIDE CHANNEL ATTACKS	8
<i>Abdullah Aljuffri; Cezar Reinbrecht; Said Hamdioui; Mottaqiallah Taouil</i>	
SAIF: AUTOMATED ASSET IDENTIFICATION FOR SECURITY VERIFICATION AT THE REGISTER TRANSFER LEVEL	14
<i>Nusrat Farzana; Avinash Ayalasomayajula; Fahim Rahman; Farimah Farahmandi; Mark Tehranipoor</i>	
AN ENERGY-EFFICIENT APPROXIMATE SYSTOLIC ARRAY BASED ON TIMING ERROR PREDICTION AND PREVENTION	21
<i>Ning-Chi Huang; Wei-Kai Tseng; Huan-Jan Chou; Kai-Chiang Wu</i>	
RELIABILITY-DRIVEN VOLTAGE OPTIMIZATION FOR NCFET-BASED SRAM MEMORY BANKS	28
<i>Victor M. Van Santen; Simon Thomann; Yogesh S. Chauhan; Jörg Henkel; Hussam Amrouch</i>	
TRANSISTOR SELF-HEATING: THE RISING CHALLENGE FOR SEMICONDUCTOR TESTING	35
<i>Om Prakash; Chetan K. Dabhi; Yogesh S. Chauhan; Hussam Amrouch</i>	
AUTOMATED OBSERVABILITY ANALYSIS FOR MIXED-SIGNAL CIRCUITS	42
<i>Stephen Sunter; Krzysztof Jurga</i>	
DESIGN FOR TESTABILITY OF LOW DROPOUT REGULATORS	48
<i>Anurag Tulsiram; William R. Eisenstadt</i>	
MAINTAINING NIST-TRACEABILITY FOR MEMS SENSORS VIA IN-FIELD ELECTRICAL RECALIBRATION	55
<i>Ishaan Bassi; Sule Ozev; Doohwang Chang</i>	
COMBINING ARCHITECTURAL SIMULATION AND SOFTWARE FAULT INJECTION FOR A FAST AND ACCURATE CNNS RELIABILITY EVALUATION ON GPUS	62
<i>Josie E. Rodriguez Condia; Fernando Fernandes Dos Santos; Matteo Sonza Reorda; Paolo Rech</i>	
GATPS: AN ATTENTION-BASED GRAPH NEURAL NETWORK FOR PREDICTING SDC-CAUSING INSTRUCTIONS	69
<i>Junchi Ma; Zongtao Duan; Lei Tang</i>	
NEW TECHNIQUES FOR THE AUTOMATIC IDENTIFICATION OF UNCONTROLLABLE LINES IN A CPU CORE	76
<i>Nikolaos I. Deligiannis; Riccardo Cantoro; Matthias Sauer; Bernd Becker; Matteo Sonza Reorda</i>	
COMPACT SET OF LFSR SEEDS FOR DIAGNOSTIC TESTS	83
<i>Irith Pomeranz</i>	
MEMORY-EFFICIENT ADAPTIVE TEST PATTERN REORDERING FOR ACCURATE DIAGNOSIS	90
<i>Chenlei Fang; Qicheng Huang; R. D. Shawn Blanton</i>	
UNSUPERVISED ROOT-CAUSE ANALYSIS WITH TRANSFER LEARNING FOR INTEGRATED SYSTEMS	97
<i>Renjian Pan; Xin Li; Krishnendu Chakrabarty</i>	
DEFECT CHARACTERIZATION AND TESTING OF SKYRMION-BASED LOGIC CIRCUITS	103
<i>Ziqi Zhou; Ujjwal Guin; Peng Li; Vishwani D. Agrawal</i>	
ON THE RELIABILITY OF IN-MEMORY COMPUTING: IMPACT OF TEMPERATURE ON FERROELECTRIC TCAM	110
<i>Simon Thomann; Chao Li; Cheng Zhuo; Om Prakash; Xunzhao Yin; Xiaobo Sharon Hu; Hussam Amrouch</i>	
RELIABILITY EVALUATION OF THE COUNT MIN SKETCH (CMS) AGAINST SINGLE EVENT TRANSIENTS (SETS)	116
<i>Jinhua Zhu; Zhen Gao; Jie Jin; Pedro Reviriego</i>	
IDENTIFYING GOOD-DICE-IN-BAD-NEIGHBORHOODS USING ARTIFICIAL NEURAL NETWORKS	122
<i>Cheng-Hao Yang; Chia-Heng Yen; Ting-Rui Wang; Chun-Teng Chen; Mason Chern; Ying-Yen Chen; Jih-Nung Lee; Shu-Yi Kao; Kai-Chiang Wu; Mango Chia-Tso Chao</i>	
TRIM TIME REDUCTION IN ANALOG/RF ICS BASED ON INTER-TRIM CORRELATION	129
<i>V. A. Niranjan; D. Neethirajan; C. Xanthopoulos; E. De La Rosa; C. Alleyne; S. Mier; Y. Makris</i>	

TSV FAULT MODELING AND A BIST SOLUTION FOR TSV PRE-BOND TEST	136
<i>Kangkang Xu; Yang Yu; Xiyuan Peng</i>	
ON WORKLOAD-AWARE DRAM FAILURE PREDICTION IN LARGE-SCALE DATA CENTERS	142
<i>Xingyi Wang; Yu Li; Yiquan Chen; Shiwen Wang; Yin Du; Cheng He; Yuzhong Zhang; Pinan Chen; Xin Li; Wenjun Song; Qiang Xu; Li Jiang</i>	
TIMING CRITICAL PATH VALIDATION FOR INTEL ATOM CORES USING STRUCTURAL TEST	148
<i>Wei Li; Shih-Yu Yang; Khen Wee; Ricardo Sanchez; Jay Desai; Kun-Han Tsai; Xijiang Lin</i>	
TWO PATTERN TIMING TESTS CAPTURING DEFECT-INDUCED MULTI-GATE DELAY IMPACT OF SHORTS	154
<i>Sujay Pandey; Zhiwei Liao; Shreyas Nandi; Suriyaprakash Natarajan; Arani Sinha; Adit Singh; Abhijit Chatterjee</i>	
DEEP STALLING USING A COVERAGE DRIVEN GENETIC ALGORITHM FRAMEWORK	161
<i>Siddhanth Dhodhi; Debarshi Chatterjee; Eric Hill; Saad Godil</i>	
ENABLING ECC AND REPAIR FEATURES IN AN EFUSE BOX FOR MEMORY REPAIR APPLICATIONS	165
<i>Srikanth Beerla; Miguel Costa</i>	
HYBRID METHODOLOGY FOR VERIFICATION OF SW SAFETY MECHANISMS	169
<i>Sarvesh Patankar; Sainath Karlapalem; Sakshi Biyani; Wen Chen; Roman Chovanec; Martin Vlk; Martin Kaspar</i>	
SPECIAL SESSION – MACHINE LEARNING IN TEST: A SURVEY OF ANALOG, DIGITAL, MEMORY, AND RF INTEGRATED CIRCUITS	173
<i>Soham Roy; Spencer K. Millican; Vishwani D. Agrawal</i>	
SPECIAL SESSION - TEST FOR AI CHIPS: FROM DFT TO ON-LINE TESTING	187
<i>Huawei Li; Xiaowei Li; Yu Huang; Ying Wang; Gary Guo</i>	
SPECIAL SESSION: PHYSICAL ATTACKS THROUGH THE CHIP BACKSIDE: THREATS, CHALLENGES, AND OPPORTUNITIES	188
<i>Elham Amini; Kai Bartels; Christian Boit; Marius Eggert; Norbert Herfurth; Tuba Kiyani; Thilo Krachenfels; Jean-Pierre Seifert; Shahin Tajik</i>	
SPECIAL SESSION: MACHINE LEARNING FOR SEMICONDUCTOR TEST AND RELIABILITY	200
<i>Hussam Amrouch; Animesh Basak Chowdhury; Wentian Jin; Ramesh Karri; Farshad Khorrami; Prashanth Krishnamurthy; Iliia Polian; Victor M. Van Santen; Benjamin Tan; Sheldon X.-D. Tan</i>	
SPECIAL SESSION: RELIABILITY ANALYSIS FOR AI/ML HARDWARE	211
<i>Shamik Kundu; Kanad Basu; Mehdi Sadi; Twisha Titirsha; Shihao Song; Anup Das; Ujjwal Guin</i>	
SPECIAL SESSION: CAD FOR HARDWARE SECURITY - AUTOMATION IS KEY TO ADOPTION OF SOLUTIONS	221
<i>Sohrab Aftabjehani; Ryan Kastner; Mark Tehranipoor; Farimah Farahmandi; Jason Oberg; Anders Nordstrom; Nicole Fern; Alric Althoff</i>	
SPECIAL SESSION: NOISY INTERMEDIATE-SCALE QUANTUM (NISQ) COMPUTERS—HOW THEY WORK, HOW THEY FAIL, HOW TO TEST THEM?	231
<i>Sebastian Brandhofer; Simon Devitt; Thomas Wellens; Iliia Polian</i>	
SPECIAL SESSION: OPERATING SYSTEMS UNDER TEST: AN OVERVIEW OF THE SIGNIFICANCE OF THE OPERATING SYSTEM IN THE RESILIENCY OF THE COMPUTING CONTINUUM	241
<i>Emmanuel Casseau; Petr Dobiáš; Oliver Sinnen; Gennaro S. Rodrigues; Fernanda Kastensmidt; Alessandro Savino; Stefano Di Carlo; Maurizio Rebaudengo; Alberto Bosio</i>	
Author Index	