

2021 IEEE International Memory Workshop (IMW 2021)

Dresden, Germany
16 – 19 May 2021



IEEE Catalog Number: CFP21NOV-POD
ISBN: 978-1-7281-8518-7

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***** *This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21NOV-POD
ISBN (Print-On-Demand):	978-1-7281-8518-7
ISBN (Online):	978-1-7281-8517-0

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

IMW 2021 TABLE OF CONTENTS

Committees

Summary of Events

Technical Program

Sponsors

Keynotes

Session #1 RRAM

[1-1] Scaling Potential Analysis for the CMOS Compatible Ox-RRAM <i>Invited</i>	1
Xiaoxin Xu, Wenzuan Sun, Jie Yu, Jinru Lai, Danian Dong, and Hangbing Lv	
[1-2] 16kbit 1T1R OxRAM Arrays Embedded in 28nm FDSOI Technology Demonstrating Low BER, High Endurance, and Compatibility with Core Logic Transistors	5
L. Grenouillet, N. Castellani, A. Persico, V. Meli, S. Martin, O. Billoint, R. Segaud, S. Bernasconi, C. Pellissier, C. Jahan, C. Charpin-Nicolle, P. Dezest, C. Carabasse, P. Besombes, S. Ricavy, N.-P. Tran, A. Magalhaes-Lucas, A. Roman, C. Boixaderas, T. Magis, M. Bedjaoui, M. Tessaire, A. Seignard, F. Mazen, S. Landis, E. Vianello, G. Molas, F. Gaillard, J. Arcamone, and E. Nowak	
[1-3] 50x Endurance Improvement in TaOx RRAM by Extrinsic Doping	9
Tim Kempen, Rainer Waser, and Vikas Rana	
[1-4] Development of 16 Mb NRAM Aiming for High Reliability, Small Cell Area, and High Switching Speed	13
Hitoshi Saito, J. Watanabe, J. Seino, T. Tamura, T. Shimoyama, H. Wada, N. Sashida, K. Hara, K. Kawabata, A. Fujii, J. Ohno, A. Nakakubo, M. Kojima, L. Cleveland, H. Luan, R. Sen, N. Leong, T. Gallagher, and T. Rueckes	
[1-5] A Comprehensive Oxide-Based ReRAM TCAD Model with Experimental Verification Poster	17
W. Goes, D. Green, P. Blaise, G. Piccolboni, A. Bricalli, A. Regev, G. Molas, and J.-F. Nodin	
[1-6] Modeling of Oxide-Based ECRAM Programming by Drift-Diffusion Ion Transport Poster	21
Matteo Baldo and Daniele Ielmini	
[1-7] Optimization of Switching Metrics for CMOS Integrated HfO ₂ Based RRAM Devices on 300 mm Wafer Platform <i>Poster</i>	25
Jubin Hazra, Maximilian Liehr, Karsten Beckmann, Minhaz Abedin, Sarah Rafq, and Nathaniel Cady	

Session #2 Ferroelectric

[2-1] High-Endurance and Low-Voltage Operation of 1T1C FeRAM Arrays for Nonvolatile Memory Application <i>Invited</i>	29
Jun Okuno, Takafumi Kunihiro, Kenta Konishi, Hideki Maemura, Yusuke Shuto, Fumitaka Sugaya, Monica Materano, Tarek Ali, Maximilian Lederer, Kati Kuehnel, Konrad Seidel, Uwe Schroeder, Thomas Mikolajick, Masanori Tsukamoto, and Taku Umebayashi	

[2-2] First Demonstration of Ferroelectric Si: HfO ₂ Based 3D FE-FET with Trench Architecture for Dense Non-Volatile Memory Application	32
K.Banerjee, L.Breuil, A.P. Milenin, M. Pak, J. Stiers, S. R. C. McMitchell, L. Di Piazza, G. Van den bosch, and J. Van Houdt	
[2-3] A Back-End-Of-Line Compatible, Ferroelectric Analog Non-Volatile Memory	36
L. Bégon-Lours, M. Halter, D. Dávila Pineda, V. Bragaglia, Y. Popoff, A. La Porta, D. Jubin, J. Fompeyrine, and B. J. Offrein	
[2-4] Understanding the Memory Window in 1T-FeFET Memories: A Depolarization Field Perspective	40
K. Kaczmarek, M. Garcia Bardon, Y.Xiang, L.Breuil, N.Ronchi, B. Parvais, G.Groeseneken, and J. Van Houdt	
[2-5] A Technology Path for Scaling Embedded FeRAM to 28nm with 2T1C Structure	44
Jae Hur, Yuan-Chun Luo, Zheng Wang, Wonbo Shim, Asif Islam Khan, and Shimeng Yu	
Session #4 Flash1	
[4-1] A 1Tb 4b/cell 5th-Generation 3D-NAND Flash Memory with 2ms tPROG, 110us tR and 1.2Gb/s/pin Interface <i>Invited</i>	48
Doo-Hyun Kim	
[4-2] Write-In-Place Operation and It's Advantages to Upgrade the 3D AND-Type Flash Memory Performances	52
Hang-Ting Lue, Tzu-Hsuan Hsu, Cheng-Lin Sung, Teng-Hao Yeh, Keh-Chung Wang, and Chih-Yuan Lu	
[4-3] First Study of P-Channel Vertical Split-Gate Flash Memory Device with Various Electron and Hole Injection Methods and Potential Future Possibility to Enable Functional Memory Circuits	56
Cheng-Lin Sung, Hang-Ting Lue, Wei-Chen Chen, Tzu-Hsuan Hsu, Keh-Chung Wang, and Chih-Yuan Lu	
[4-4] Bringing in Cryogenics to Storage: Characteristics and Performance Improvement of 3D Flash Memory	60
Yuta Aiba, Hitomi Tanaka, Takashi Maeda, Keiichi Sawa, Fumie Kikushima, Masayuki Miura, Toshio Fujisawa, Mie Matsuo, Hideto Horii, Hideko Mukaida, and Tomoya Sanuki	
[4-5] A TCAD Compatible SONOS Trapping Layer Model for Accurate Programming Dynamics <i>Poster</i>	64
F. Schanovsky, D. Verreck, A. Arreghini, G. Rzepa, Z. Stanojevic, C. Kernstock, O. Baumgartner, M. Rosmeulen, and M. Karner	
[4-6] Integration Scheme for 3D NAND with Non-Replacement Word Line and its Cell Characteristics <i>Investigation Poster</i>	68
Liu Jiang, Chang Seok Kang, Ashish Pal, El Mehdi Bazizi, Tomohiko Kitajima, Nancy Fung, Gabriela Alva, Amy Child, Bhaskar Bhuyan, Takehito Koshizawa, Sung-Kwan Kang, Gill Lee, David Hwang, Blessy Alexander, and Buvna Ayyagari	
[4-7] Dynamic Flash Memory with Dual Gate <u>Surrounding Gate Transistor (SGT)</u> <i>Poster</i>	72
Koji Sakai and Nozomu Harada	

Session #5 STT RAM

[5-2] Commercialization of 1Gb Standalone Spin-Transfer Torque MRAM Invited.....	76
J. J. Sun, M. DeHerrera, B. Hughes, S. Ikegawa, H. K. Lee, F. B. Mancoff, K. Nagel, G. Shimon, S. M. Alam, D. Houssameddine, and S. Aggarwal	
[5-3] STT-MRAM Array Performance Improvement through Optimization of Ion Beam Etch and MTJ for Last-Level Cache Application	80
S. Rao, W. Kim, S. Van Beek, S. Kundu, M. Perumkunnil, S. Cosemans, F. Yasin, S. Couet, R. Carpenter, B.J. O' Sullivan, S. H. Sharifi, N. Jossart, L. Souriau, L. Goux, D. Crotti, and G. S. Kar	
[5-4] PSA-STT-MRAM Solution for Extended Temperature Stability	84
Steven Lequeux, Trevor Almeida, Nuno Caçoilo, Alvaro Palomino, Ioan Lucian Prejbeanu, Ricardo C. Sousa, David Cooper, and Bernard Dieny	

Session #7 Embedded Flash and SRAM

[7-1] Highly Reliable 28nm Embedded Flash Process Development for High-Density and High-Speed Automotive Grade-1 Application.....	88
Jaehun Lee, Youngcheon Jeong, Kyongsik Yeom, Changmin Jeon, Jongsung Woo, Sangjin Lee, Ga-Young Lee, Dong-Hwee Hwang, Yong Seok Chung, Minji Seo, Dong-Hyun Kim, DalHwan Kim, YongSik Kim, HyunChang Lee, Soomin Cho, MyeongHee Oh, Hyun-Jin Shin, Gun Rae Kim, Sung-Young Yoon, Yong Kyu Lee, and Young Ki Hong	
[7-2] Hot Electron Source Side Injection Comprehension in 40nm eSTM™	91
Franck Melul, Thibault Kempf, Vincenzo Della Marca, Marc Bocquet, Madjid Akbal, Frederique Trenteseaux, Marc Mantelli, Arnaud Regnier, Stephan Niel, and Francesco La Rosa	
[7-3] Novel Embedded Single Poly Floating Gate Flash Demonstrated in 22nm FDSOI Technology.....	95
T. Melde, M. Trentzsch, S. Duenkel, R. Richter, M. Otto, H. Giesler, F. Weisbuch, N. Weddeler, and S. Beyer	
[7-5] 1.5-nm Node Surrounding Gate Transistor (SGT)-SRAM Cell with Staggered Pillar and Self-Aligned Process for Gate, Bottom Contact, and Pillar Poster	99
Yisuo Li, Kenichi Kanazawa, Tetsuo Izawa, Koji Sakui, Georg Strof, Oskar Baumgartner, Gerhard Rzepa, Markus Karner, Zlatan Stanojevic, Nozomu Harada, and Fujio Masuoka	

Session #8 Threshold Switches, Computation-In-Memory and Neuromorphic Computing

[8-1] Multilayer OTS Selectors Engineering for High Temperature Stability, Scalability and High Endurance	103
C. Laguna, M. Bernard, N. Bernier, D. Rouchon, N. Rochat, J. Garrione, A. Jannaud, E. Nolot, V. Meli, N. Castellani, C. Sabbione, G. Bourgeois, M. C. Cyrille, L. Militaru, A. Souifi, G. Navarro, and E. Nowak	
[8-2] Ge-Se-Sb-N-Based OTS Scaling Perspectives for High-Density 1S1R Crossbar Arrays	107
J. Minguet Lopez, N. Castellani, L. Grenouillet, L. Reganaz, G. Navarro, M. Bernard, C. Carabasse, T. Magis, D. Deleruyelle, M. Bocquet, J. M. Portal, E. Nowak, and G. Molas	

[8-3] Threshold Switching in a-Si and a-Ge Based MSM Selectors and its Implications for Device Reliability Poster	111
<i>T. Ravsher, S. H. Sharifi, A. Fantini, H. Hody, T. Witters, D. Garbin, R. Degraeve, V. Afanas'ev, J. Van Houdt, L. Goux, D. Crotti, and G. Kar</i>	
[8-4] An Ag/HfO₂/Pt Threshold Switching Device with an Ultra-Low Leakage (< 10 fA), High On/Off Ratio (> 10¹¹), and Low Threshold Voltage (< 0.2 V) for Energy-Efficient Neuromorphic Computing Poster	115
<i>Solomon Amsalu Chekol, Felix Cüppers, Rainer Waser, and Susanne Hoffmann-Eifert</i>	
[8-5] Simulated Annealing Algorithm & ReRAM Device Co-Optimization for Computation-in-Memory	119
<i>Kenta Taoka, Naoko Misawa, Shunsuke Koshino, Chihiro Matsui, and Ken Takeuchi</i>	
[8-6] Design of Non-Volatile Capacitive Crossbar Array for In-Memory Computing Poster	123
<i>Yuan-Chun Luo, Anni Lu, Jae Hur, Shaolan Li, and Shimeng Yu</i>	
Author Index	127