2021 International Symposium on VLSI Design, Automation and Test (VLSI-DAT 2021)

Hsinchu, Taiwan **19 – 22 April 2021**



IEEE Catalog Number: CFP21847-POD **ISBN:**

978-1-6654-3028-9

Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	
ISBN (Print-On-Demand):	
ISBN (Online):	
ISSN:	

CFP21847-POD 978-1-6654-3028-9 978-1-6654-1915-4 2380-7369

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400 Fax: (845) 758-2633 E-mail: curran@proceedings.com Web: www.proceedings.com



Table of Content

Session J1: Joint Plenary Session

J1-2 Electronic Skins for Robotics and Wearables...1

Session J2 : In-Memory Computing (All Invited)

- J2-4 Scalable RRAM-based in-memory Computing Design for Embedded AI...2
- J2-5 Current Status and Issues of in-memory Accelerators for Deep Neural Networks...3
- J2-6 Robust Model Mapping Optimization For Non-Ideal Computing In-Memory...4

Session D1: Mixed Signal Techniques

- D1-1 A Compact Thermal Sensor with Duty-Cycle Modulation on 1200 um² in 7nm FinFET...5
- D1-2 An Adaptive Loop Gain Tracking Digital PLL Using Spectrum-Balancing Technique...9
- D1-3 A Digital Phase-Locked Loop With Background Supply Noise Cancellation...13
- D1-4 An 8-Bit 1.25-GS/s 2.5-GHz ERBW Folding-Subrange ADC with Power-Efficient Metastability Error Reduction Technique...17
- D1-5 A 677- μ W 90-dB DR 16-kHz BW Incremental $\Delta\Sigma$ ADC for Sensor Interfaces...21

Session D2: Digital Circuit Techniques for Security and In-Memory Computing

- D2-1 A Reliable Near-Threshold Voltage SRAM-Based PUF Utilizing Weight Detection Technique...23
- D2-2 A Reconfigurable In-SRAM Computing Architecture for DCNN Applications...27
- D2-3 Machine Learning Assisted Challenge Selection for Modeling Attack Resistance in Strong PUFs...29

Session J3: Joint Plenary Session

J3-1 Putting AI on Diet: TinyML and Efficient Deep Learning...33

Session J4-1: Design-Technology Co-Optimization and Advanced Packaging (I) (All Invited)

- J4-1-2 Holistic and In-Context Design Flow for 2.5D Chiplet-Package Interaction Co-Optimization...34
- J4-1-3 Opportunities for 2.5/3D Heterogeneous SoC Integration...38

Session D3: DAT Special Session - Circuits and Sensors for Advanced Bio-medical Applications (All Invited)

- D3-1 CMOS-based Implantable Optical Sensor and Stimulators...39
- D3-2 A CMOS Multimodality Electrochemical Sensing Interface IC for Healthcare...40
- D3-3 Accelerating Genetic Variant Discovery for DNA Sequencing...41

Session J4-2: Design-Technology Co-Optimization and Advanced Packaging (II) (All Invited)

J4-2-3 Self-Heating Effects from Transistors to Gates...42

Session D4 : Power Management

- D4-1 Shutdown Mode Implementation for Boost and Inverting Buck-Boost Converter...46
- D4-2 A Hybrid Supply Modulator for 10-MHz LTE Power Amplifier with 17.3% PAE Improvement...50
- D4-3 A 6.78MHz Wireless Power Transfer System with Maximum Power Tracking over Wide Load Range...52
- D4-4 Design of 2xVDD-Tolerant Power-Rail ESD Clamp Circuit Against False Trigger During Fast Power-ON Events...56

Session D5: Emerging Techniques on EDA and Testing

- D5-1 A Test Method for Large-size TSV Considering Resistive Open Fault and Leakage Fault Coexistence...60
- D5-2 Chip Performance Prediction Using Machine Learning Techniques...64
- D5-3 Storage-Aware Scheduling Algorithm for Reservoir Switching Minimization on Digital Microfluidic Biochips...68
- D5-4 An Approach to the Vehicle Routing Problem with Balanced Pick-up Using Ising Machines...72

Session D6: System and Architecture Design for Smart Data Analytics

- D6-1 Reconfigurable Database Processor for Query Acceleration on FPGA...76
- D6-2 Dynamic Mapping Mechanism to Compute DNN Models on a Resource-limited NoC Platform...80
- D6-3 Embedded Bearing Fault Detection Platform Design for the Drivetrain System in the Future Industry 4.0 Era...84

Session D7: DAT Special Session - Machine Learning Applications on EDA (All Invited)

- D7-1 Apply Machine Learning to IC Testing...88
- D7-2 Machine Learning-based Pin Accessibility Prediction and Application...89
- D7-3 Machine Learning System-Enabled GPU Acceleration for EDA...90

Session D8: AI Applications

- D8-1 Gait Parameters Analysis Based on Leg-and-shoe-mounted IMU and Deep Learning...91
- D8-2 Design of 2D Systolic Array Accelerator for Quantized Convolutional Neural Networks...95
- D8-3 Learning Based Placement Refinement to Reduce DRC Short Violations...99

Session J6: Joint Plenary Session

J6-1 Thoughts on the Future of Higher Education: Lessons from 20 Years of Experimentation at Olin College...103

Session D9: DAT Special Session - CMOS LiDAR for Autonomous Driving (All Invited)

- D9-1 Flash LiDAR for Autonomous Driving...104
- D9-2 InGaAs-based Single Photon Avalanche Diodes Toward Automotive LiDAR...105
- D9-3 SPAD LiDAR: From Physical Properties to Signal Processing...106

Session D10 : Industrial Session - Area of AI Accelerators, Design Methodology and Hardware Software Co-design (All Invited)

- D10-1 ONNC Compiler Used in Fault-Mitigating Mechanisms Analysis on NVDLA-Based and ReRAM-Based Edge AI Chip Design...107
- D10-2 Intelligence Everywhere: The Challenges and Opportunities for Semiconductor Designs...114
- D10-3 A TinyMLaaS Ecosystem for Machine Learning in IoT: Overview and Research Challenges...116

Session D11: Industrial Session - Parallel AI Processing and Chiplets (All Invited)

D11-1 Flexible Acceleration of Data Processing with RISC-V DSP, Vector and Custom Extensions...121

- D11-2 Tensor-Centric Processor Architecture for Applications in Advanced Driver Assistance Systems...122
- D11-3 Opportunity and Challenge of Chiplet-Based HPC and AIoT...125

Organization

Author Index