

2021 22nd International Symposium on Quality Electronic Design (ISQED 2021)

**Santa Clara, California, USA
7 – 9 April 2021**



**IEEE Catalog Number: CFP21250-POD
ISBN: 978-1-7281-7642-0**

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21250-POD
ISBN (Print-On-Demand):	978-1-7281-7642-0
ISBN (Online):	978-1-7281-7641-3
ISSN:	1948-3287

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN 2021

WELCOME to ISQED 2021	iii
ISQED Committees	iv
ISQED Best Paper of 2020	viii
General Information	ix
Program at a Glance	xi
Keynote and Luncheon Speakers; Panel	xiv
Embedded Tutorials	xvii
Corporate and Technical Sponsors	xxi
Call for Papers: ISQED 2022	xxiii

SESSION 1A - Advanced Analog Design and Concepts

Chair: Nihaar Mahatme, NXP

Co-Chair: Srinivasan Gopal, Intel Corporation

PVT and Aging Degradation Invariant Automated Optimization Approach for CMOS Low-Power High-Performance VLSI Circuits	1
Hema Sai Kalluru, Prasenjit Saha, Andleeb Zahra, Zia Abbas, International Institute of Information Technology (IIIT-H), Hyderabad	
Design Space Extrapolation for Power Delivery Networks using a Transposed Convolutional Net	7
Osama Waqar Bhatti and Madhavan Swaminathan, Georgia Institute of Technology	
A Low Power Fully-Digital Multi-Level Voltage Monitor Operating in a Wide Voltage Range for Energy Harvesting IoT	13
Shima Sedighiani, Kamlesh Singh, Roel Jordans, Pieter Harpe, Jose Pineda de Gyvez, Eindhoven University of Technology	
A Resistorless NanoWatt CMOS Voltage Reference with High PSRR	19
Naveed Naveed and Jeff Dix, University of Arkansas	

SESSION 1B - Verification and Fault Analysis of Circuits

Chair: Fei Su, Intel Corporation

Co-Chair: Sreejit Chakravarty, Intel Corporation

Gate-Level Graph Representation Learning: A Step Towards the Improved Stuck-at Faults Analysis	24
Aneesh Balakrishnan ^{1,2} , Dan Alexandrescu ¹ , Maksim Jenihhin ² , Thomas Lange ^{1,3} , Maximilien Glorieux ¹ , ¹ iRoC Technologies, ² Tallinn University of Technology, ³ Politecnico di Torino	
Efficient Reachability Analysis Based on Inductive Invariant using X-value Based Flipflop Selection	34
Ryogo Koike and Masahiro Fujita, University of Tokyo	
Word-Level Multi-Fix Rectifiability of Finite Field Arithmetic Circuits	41
Vikas Rao ¹ , Irina Illoaea ² , Haden Ondricek ¹ , Priyank Kalla ¹ , Florian Enescu ³ , ¹ University of Utah, ² Louisiana State University Shreveport, ³ Georgia State University	
Cell-Aware Diagnosis of Customer Returns Using Bayesian Inference	48
Safa Mhamdi ¹ , Patrick Girard ¹ , Arnaud Virazel ¹ , Alberto Bosio ² , Aymen Ladhar ³ , ¹ University of Montpellier - CNRS, ² Lyon Institute of Nanotechnology, ³ STMicroelectronics	

SESSION 1C - Emerging Devices and Technologies

Chair: Arijit Banerjee, AMD

Co-Chair: Rasit Topaloglu, IBM

- Achieving Wave Pipelining in Spin Wave Technology** 54
Abdulqader Mahmoud¹, Frederic Vanderveken², Christoph Adelman², Florin Ciubotaru², Said Hamdioui¹, Sorin Cotofana¹, ¹Delft University of Technology, ²IMEC
- Architecture, Dataflow and Physical Design Implications of 3D-ICs for DNN-Accelerators** 60
Jan Moritz Joseph^{1,2}, Ananda Samajdar², Lingjun Zhu², Rainer Leupers¹, Sung Kyu Lim², Thilo Pionteck³, Tushar Krishna², ¹RWTH Aachen University, ²Georgia Institute of Technology, ³Otto-von-Guericke-University Magdeburg
- RobustONoC: Fault-Tolerant Optical Networks-on-Chip with Path Backup and Signal Reflection** 67
Yu-Kai Chuang¹, Yong Zhong², Yi-Hao Cheng², Bo-Yi Yu², Shao-Yun Fang², Bing Li¹, Ulf Schlichtmann¹, ¹Technische Universität München, ²National Taiwan University of Science and Technology
- Decomposition-Based Watermarking of Quantum Circuits** 73
Vedika Saravanan and Samah Saeed, City College of New York

SESSION 1D - Applied Machine Learning for Hardware Cybersecurity

Chair: Hossein Sayadi, California State University Long Beach

Co-Chair: Mehrdad Aliasgari, California State University Long Beach

- Machine Learning-Assisted Website Fingerprinting Attacks with Side-Channel Information: A Comprehensive Analysis and Characterization** 79
Han Wang¹, Hossein Sayadi², Avesta Sasan³, Sai Manoj P D³, Setareh Rafatirad¹, Houman Homayoun³, ¹University of California, Davis, ²California State University, Long Beach, ³George Mason University
- When Machine Learning Meets Hardware Cybersecurity: Delving into Accurate Zero-Day Malware Detection** 85
Zhangying He¹, Tahereh Miari², Hosein Mohammadi Makrani³, Mehrdad Aliasgari¹, Houman Homayoun³, Hossein Sayadi¹, ¹California State University, Long Beach, ²California State Polytechnic University, Pomona, ³University of California, Davis
- Leveraging Deep CNN and Transfer Learning for Side-Channel Attack** 91
Amit Garg and Nima Karimian, San Jose State University
- Monotonic-HMDs: Exploiting Monotonic Features to Defend Against Evasive Malware** 97
Md Shohidul Islam^{1,2}, Behnam Omid¹, Khaled N. Khasawneh¹, ¹George Mason University, ²Dhaka University of Engineering and Technology - Gazipur

SESSION 2A - Low Power Computation Techniques and Concepts

Chair: Marshnil Dave, Lion Semiconductor

Co-Chair: Na Gong, University of South Alabama

- Flash ADC Utilizing Offset Voltage Variation with Order Statistics Based Comparator Selection** 103
Takehiro Kitamura, Mahfuzul Islam, Takashi Hisakado, Osami Wada, Kyoto University
- Self-Learning Analog Comparator with Adaptive Sampling Rate Scheme for Energy Optimization in Continuous Input Monitoring Applications** 109
G Anand Kumar and Veeramankandan Raju, Texas Instruments India Pvt Ltd
- ACL: An Approximate Carry-Lookahead Adder with Intelligent Carry Judgment and Correction** ... 115
Shobhit Belwal¹, Rajat Bhattacharjya¹, Kaustav Goswami¹, Dip Sankar Banerjee², ¹Indian Institute of Information Technology Guwahati, ²Indian Institute of Technology Jodhpur

SESSION 2B - Hardware-Software Co-Design of Embedded AI for Next-Generation IoT Systems

Chair: Mimi Xie, University of Texas at San Antonio

Co-Chair: Abhilash Goyal, Velodyne

- An End-to-end Multi-task Object Detection using Embedded GPU in Autonomous Driving** 122
Shanglin Zhou¹, Mimi Xie², Yufang Jin², Fei Miao¹, Caiwen Ding¹, ¹University of Connecticut, ²The University of Texas at San Antonio

SAC: A Novel Multi-hop Routing Policy in Hybrid Distributed IoT System based on Multi-agent Reinforcement Learning	129
Wen Zhang ¹ , Tao Liu ² , Mimi Xie ³ , Jun Zhang ⁴ , Chen Pan ¹ , ¹ Texas A&M University-Corpus Christi, ² Lawrence Technological University, ³ The University of Texas at San Antonio, ⁴ Harvard University	

Improving DNN Fault Tolerance using Weight Pruning and Differential Crossbar Mapping for ReRAM-based Edge AI	135
Geng Yuan ¹ , Zhiheng Liao ² , Xiaolong Ma ¹ , Yuxuan Cai ¹ , Zhenglun Kong ¹ , Xuan Shen ¹ , Jingyan Fu ² , Zhengang Li ¹ , Chengming Zhang ³ , Hongwu Peng ⁴ , Ning Liu ¹ , Ao Ren ⁵ , Jinhui Wang ⁶ , Yanzhi Wang ¹ , ¹ Northeastern University, ² North Dakota State University, ³ Washington State University, ⁴ University of Connecticut, ⁵ Chongqing University, ⁶ University of South Alabama	

Accelerating Transformer-based Deep Learning Models on FPGAs using Column Balanced Block Pruning	142
Hongwu Peng ¹ , Shaoyi Huang ¹ , Tong Geng ² , Ang Li ² , Weiwen Jiang ³ , Hang Liu ⁴ , Shusen Wang ⁴ , Caiwen Ding ¹ , ¹ University of Connecticut, ² Pacific Northwest National Laboratory, ³ University of Notre Dame, ⁴ Stevens Institute of Technology	

SESSION 2C.1 - Efficient AI Computing
Chair: Hongyu An, Michigan Tech University
Co-Chair: Amey Kulkarni, Nvidia

Regularization-Free Structural Pruning for GPU Inference Acceleration	149
Chuliang Guo ¹ , Yanbing Yang ² , Li Zhang ¹ , Shaodi Wang ³ , He Li ⁴ , Keyu Long ² , Xunzhao Yin ¹ , Cheng Zhuo ¹ , ¹ Zhejiang University, ² The Second Research Institute of Civil Aviation Administration of China, ³ WITIN Tech Co. Ltd, ⁴ University of Cambridge	

Low-power Analog and Mixed-signal IC Design of Multiplexing Neural Encoder in Neuromorphic Computing	154
Honghao Zheng, Nima Mohammadi, Kangjun Bai, Yang (Cindy) Yi, Virginia Tech	

Machine Learning for Evaluating the Impact of Manufacturing Process Variations in High-Speed Interconnects	160
Cemil Geyik ¹ , Zhichao Zhang ¹ , Kemal Aygun ¹ , James Aberle ² , ¹ Intel Corp, ² Arizona State University	

SESSION 2C.2 - EDA Methodologies for Secure and Error Resilient Hardware Design
Chair: Srinivas Katkoori, University of South Florida
Co-Chair: R. Chidambaranathan, Synopsys, Inc.

Secure High-Level Synthesis: Challenges and Solutions	164
Nitin Pundir, Farimah Farahmandi, Mark Tehranipoor, University of Florida	

An Error Resilient Design Platform for Aggressively Reducing Power, Area and Routing Congestion	172
Tung-Liang Lin and Sao-Jie Chen, National Taiwan University	

SESSION 2D - Hardware Security in Systems and Quantum Computing
Chair: Anupam Chattopadhyay, Nanyang Technological University

Deep Learning-assisted Cross-Family Profiled Side-Channel Attacks using Transfer Learning	178
Dhruv Thapar, Manaar Alam, Debdeep Mukhopadhyay, Indian Institute of Technology Kharagpur	

Impact of Noise on the Resilience and the Security of Quantum Computing	186
Abdullah Ash Saki, Mahabubul Alam, Swaroop Ghosh, Pennsylvania State University	

Sandbox Detection Using Hardware Side Channels	192
Yehonatan Lusky and Avi Mendelson, Technion	

Trusted Electronic Systems with Untrusted COTS	198
Shuo Yang, Prabuddha Chakraborty, Patanjali Slpsk, Swarup Bhunia, University of Florida - Gainesville	

SESSION PW1 - Poster and WIP Session 1

Chair: Ali Iranmanesh, Silicon Valley Polytechnic Institute

Toward Intelligence in Communication Networks: A Deep Learning Identification Strategy for Radio Frequency Fingerprints	204
Kangjun Bai ¹ , Clare Thiem ² , Nathan McDonald ² , Lisa Loomis ² , Yang Yi ¹ , ¹ Virginia Tech, ² Air Force Research Laboratory	
Three-dimensional Memristive Deep Neural Network with Programmable Attention Mechanism	210
Hongyu An ¹ , Kangjun Bai ² , Yang Yi ² , ¹ Michigan Technological University, ² Virginia Tech	
Detection Limit for Intermediate Faults in Memristor Circuits	216
Rasika Joshi and John Acken, Portland State University	
Enabling ECC and Repair Features in an eFuse Box for Memory Repair Applications	221
Miguel F Costa ¹ and Srikanth Beerla ² , ¹ Intel Corp, ² Intel Technology Pvt Ltd	
A Crosstalk Modelling Method between a Power Supply and a Nearby Signal in High-density Interconnection PCBs	227
Faten Sahel ¹ , Pascal Guilbault ¹ , Farouk Vallette ² , Sylvain Feruglio ² , ¹ ATOS, ² Sorbonne Université	
Formal Verification Aware Redundant Sequential Logic Optimization to Improve Design Utilization	233
Rushabh Shah and Krishna Agrawal, Intel Technology India Pvt. Ltd	
A Wafer-scale Manufacturing Pathway for Fine-grained Vertical 3D-IC Technology	238
Sachin Bhat, Sounak (Shaun) Ghosh, Sourabh Kulkarni, Mingyu Li, Csaba Andras Moritz, UMass Amherst	

SESSION PW2 - Poster and WIP Session 2

Chair: Amey Kulkarni, Nvidia

Novel Memristor-based Nonvolatile D Latch and Flip-flop Designs	244
Zhenxing Chang ¹ , Aijiao Cui ¹ , Ziming Wang ¹ , Gang Qu ² , ¹ Harbin Institute of Technology, ² University of Maryland, College Park	
Variation Aware Timing Model of CMOS Inverter for an Efficient ECSM Characterization	251
Lomash Chandra Acharya ¹ , Arvind Kumar Sharma ² , Venkatraman Ramakrishnan ³ , Ajoy Mandal ³ , Sudeb Dasgupta ¹ , Anand Bulusu ¹ , ¹ Indian Institute of Technology Roorkee, ² University of Minnesota, ³ Texas Instruments	
Reconfiguring the Mux-Based Arbiter PUF using FeFETs	257
Srinivasa Varadan Ramanujam and Wayne Burleson, University of Massachusetts - Amherst	
A Lightweight Delay-based Authentication Scheme for DMA Attack Mitigation	263
Yutian Gui, Ali Shuja Siddiqui, Geraldine Shirley Nicholas, Marcus Hughes, Fareena Saqib, University of North Carolina at Charlotte	
3D IC Packaging Utilizing a Metal Structure for Heat Reduction, Noise Shielding, and High Interconnect Density	269
Nahid Mirzaie and Ronald Rohrer, Southern Methodist University	
Chip Package Co-design and Physical Verification for Heterogeneous Integration	275
Rajsaktish Sankaranarayanan, Archanna Srinivasan, Arch Zaliznyak, Sreelekha Mittai, Intel Corporation	
Analysis and Design of a 5G Multi-Mode Power Amplifier using 130 nm CMOS Technology	280
Marwa Mansour ^{1,2} , Abdelhalim Zekry ² , Mohammed K. Ali ^{3,4} , Heba Shawkey ¹ , ¹ Electronics Research Institute, ² Ain shams University, ³ Fauyoum University, ⁴ University Ulm	
A Comprehensive Multi-Voltage Design Platform for System-Level Validation of Standard Cell Library	285
Akshay Kamath, Bharath Kumar, Sunil Aggarwal, Subramanian Parameswaran, Mitesh Goyal, Parag Lonkar, Somasunder Sreenath, Samsung Semiconductor India	

SESSION PW3 - Poster and WIP Session 3

Chair: Sara Tehranipoor, Santa Clara University

ChipAdvisor: A Machine Learning Approach for Mapping Applications to Heterogeneous Systems	292
Hiwot Tadese Kassa, Tarunesh Verma, Todd Austin, Valeria Bertacco, University of Michigan	

Integration of Minimum Energy Point Tracking and Soft Real-Time Scheduling for Edge Computing	300
Takumi Komori ¹ , Yutaka Masuda ¹ , Jun Shiomi ² , Tohru Ishihara ¹ , ¹ Nagoya University, ² Kyoto University	
Global Multi-voltage Interface Unit for Diverse Digital Logic **	307
N. Prashanth, Manisha Girish, Sandeep Motebennur, Krishna Prasanna, Karthik Suman, Intel Corp	
Achieving Zero ADC Production Test Time with Self-calibration and BIST **	308
Maher Sarraj, Haydar Bilhan, Wahed Mohammed, Texas Instruments, Inc.	
LEC Vulnerability on Constant Propagation **	309
Sandeep Kumar Srivastav, Ming Yi Lim, Babu Trp, Jeevan K Y, Intel Corp	
FPGA Accelerated Parameterized Cache Simulator **	310
Shivani Shah, Sahithi Meenakshi Vutakuru, Nanditha Rao, International Institute of Information Technology Bangalore	
Back-Bias Modulated UTBB SOI for System-on-Chip I/O Cells **	311
Ming Yu Chang, Po Yu Chao, Meng Hsueh Chiang, National Cheng Kung University	

SESSION PW4 - Poster and WIP Session 4

Chair: Abhilash Goyal, Velodyne

SALAH: Simulation-Assisted LAYout Hierarchy Construction **	312
Sherif Hany, Emad Hegazi, Hani Ragai, Ain Shams University	
A New Foe in GPUs: Power Side-Channel Attacks on Neural Network **	313
Hyeran Jeon ¹ , Nima Karimian ² , Tamara Lehman ³ , ¹ University of California Merced, ² San Jose State University, ³ University of Colorado Boulder	
Performance investigation of a Si/Ge Heterojunction Asymmetric Double Gate DLTFT Considering Temperature and ITC Variations **	314
Suruchi Sharma, Rikmantra Basu, Baljit Kaur, National Institute of Technology - Delhi	
Large-Scale Quantum System Design on Nb-based Superconducting Silicon Interconnect Fabric **	315
Yu-Tao Yang and Subramanian Iyer, University of California, Los Angeles	
On Synthesizing Memristor-Based Logic Circuits in Area-Constrained Crossbar Arrays **	316
Hsin-Tsung Lee, Chia-Chun Lin, Yung-Chih Chen, Chun-Yao Wang, National Tsing Hua University	
Compressing CNNs by Exponent Sharing in Weights using IEEE Single Precision Format **	317
Prachi Kashikar and Sharad Sinha, Indian Institute of Technology Goa	
Infineon Platform for SoC IO Ring and Package Design **	318
Sathvik Tarikere Sathyanarayana, Anna-Antonia Berger, Mahesh Simpy Kumar, Akbay Erkan, Ramkrishna Paira, Infineon Technologies	

SESSION 3A - Robust and Efficient AI Computing

Chair: Cindy Yi, Virginia Tech

Co-Chair: Amey Kulkarni, Nvidia

Diverse Knowledge Distillation (DKD): A Solution for Improving the Robustness of Ensemble Models Against Adversarial Attacks	319
Ali Mirzaeian ¹ , Jana Kosecka ¹ , Homan Homayoun ² , Tinoosh Mohsenin ³ , Avesta Sasan ¹ , ¹ George Mason University, ² University of California, Davis, ³ University of Maryland, Baltimore County	
Conditional Classification: A Solution for Computational Energy Reduction	325
Ali Mirzaeian ¹ , Sai Manoj ¹ , Ashkan Vakili ¹ , Homan ¹ , Homayoun ² , Avesta Sasan ¹ , ¹ George Mason University, ² University of California, Davis	
A Lightweight Error-Resiliency Mechanism for Deep Neural Networks	331
Brunno F. Goldstein ¹ , Victor C. Ferreira ¹ , Sudarshan Srinivasan ² , Dipankar Das ² , Alexandre S. Nery ³ , Sandip Kundu ⁴ , Felipe M. G. Franca ¹ , ¹ Federal University of Rio de Janeiro, ² Intel Labs, ³ University of Brasilia, ⁴ University of Massachusetts Amherst	

A Three-dimensional (3D) Memristive Spiking Neural Network (M-SNN) System	337
Hongyu An ¹ , Mohammad Shah Al-Mamun ² , Marius Orłowski ² , Yang Yi ² , ¹ Michigan Technological University, ² Virginia Tech	
Exploring Fault-Energy Trade-offs in Approximate DNN Hardware Accelerators	343
Ayesha Siddique ¹ , Kanad Basu ² , Khaza Anuarul Hoque ¹ , ¹ University of Missouri, ² University of Texas Dallas	
SESSION 3B - EDA Methodologies for Design Planning and Characterization	
Chair: Srinivas Katkooi, University of South Florida	
Co-Chair: R. Chidambaranathan, Synopsys, Inc.	
Fast and Accurate Library Generation Leveraging Deep Learning for OCV Modelling	349
Eunice Naswali, Namhoon Kim, Pravin Chandran, Intel Corp	
On the Correlation between Resource Minimization and Interconnect Complexities in High-Level Synthesis	355
Shantanu Dutt ¹ , Xiuyan Zhang ¹ , Ouwen Shi ² , ¹ University of Illinois at Chicago, ² Cadence Design Systems	
Six-track Standard Cell Libraries with Fin Depopulation, Contact over Active Gate, and Narrower Diffusion Break in 7nm Technology	361
Tzu-Hsuan Wang, Chih-Chun Hsu, Li Kao, Bing-Yu Li, Tung-Chun Wu, Tsao-Hsuan Peng, Rung-Bin Lin, Yuan Ze University	
Fast Thermal Goodness Evaluation of a 3D-IC Floorplan	367
Satya K. Vendra and Malgorzata Chrzanowska-Jeske, Portland State University	
Mining Message Flows from System-on-Chip Execution Traces	374
Md Rubel Ahmed ¹ , Hao Zheng ¹ , Parijat Mukherjee ² , Mahesh C. Ketkar ² , Jin Yang ² , ¹ University of South Florida, ² Intel Corp	
SESSION 3C - Reverse Engineering and Hardware Obfuscation	
Chair: Ioannis Savidis, Drexel University	
Co-Chair: Nima Karimian, San Jose State University	
SOMA: Security Evaluation of Obfuscation Methods via Attack Sequencing	381
Abdulrahman Alaql, Xinmu Wang, Md Moshir Rahman, Swarup Bhunia, University of Florida	
ChaoLock: Yet Another SAT-hard Logic Locking using Chaos Computing	387
Hadi Mardani Kamali ¹ , Kimia Zamiri Azar ¹ , Houman Homayoun ² , Avesta Sasan ¹ , ¹ George Mason University, ² University of California Davis	
Profiled Power Analysis Attacks by Efficient Architectural Extension of a CNN Implementation	395
Soroor Ghandali ¹ , Samaneh Ghandali ² , Sara Tehranipoor ¹ , ¹ Santa Clara University, ² Google	
Exploring the RISC-V Vector Extension for the Classic McEliece Post-Quantum Cryptosystem	401
Sabine Pircher ^{1,2} , Johannes Geier ² , Alexander Zeh ¹ , Daniel Mueller-Gritschneider ² , ¹ HENSOLDT Cyber GmbH, ² Technical University of Munich	
Defending Against Misspeculation-based Cache Probe Attacks using Variable Record Table	408
Love Sah, Sheikh Ariful Islam, Srinivas Katkooi, University of South Florida	
SESSION 3D - Application of AI/ML in Hardware Security	
Chair: Rajat Subhra Chakraborty, Indian Institute of Technology Kharagpur	
Co-Chair: Pranesh Santikellur, Indian Institute of Technology Kharagpur	
Application of Machine Learning in Hardware Trojan Detection	414
Shamik Kundu, Xingyu Meng, Kanad Basu, University of Texas at Dallas	
TRGP: A Low-Cost Re-Configurable TRNG-PUF Architecture for IoT	420
Vikash Kumar Rai ¹ , Somanath Tripathy ¹ , Jimson Mathew ² , ¹ Indian Institute of Technology, Patna, ² University of Bristol	
Chaogate Parameter Optimization using Bayesian Optimization and Genetic Algorithm	426
Rabin Yu Acharya ¹ , Noeloikeau F. Charlot ² , Md Mahbub Alam ³ , Fatemeh Ganji ⁴ , Daniel Gauthier ² , Domenic Forte ¹ , ¹ University of Florida, ² Ohio State University, ³ Intel Corp, ⁴ Worcester Polytechnic Institute	

- Hardware Trojan Detection Method for Inspecting Integrated Circuits Based on Machine Learning 432**
 Yuze Wang¹, Peng Liu¹, Xiaoxia Han¹, Yingtao Jiang², ¹Zhejiang University, ²University of Nevada Las Vegas
- Towards Automatic and Portable Data Loading Template Attacks on Microcontrollers 437**
 Unai Rioja¹, Lejla Batina¹, Jose Luis Flores², Igor Armendariz²,
¹Radboud University, ²Ikerlan Technological Research Centre

SESSION 4A - Design Techniques & Methodologies for an Energy-Efficient System

Chair: Harsh Patel, AMD

Co-Chair: Georgios Keramidas, Think Silicon

- MACcelerator: Approximate Arithmetic Unit for Computational Acceleration 444**
 Alice Sokolova¹, Mohsen Imani², Andrew Huang¹, Ricardo Garcia¹, Justin Morris¹, Tajana Rosing¹, Baris Aksanli³, ¹University of California San Diego, ²University of California Irvine, ³San Diego State University
- Towards Row Sensitive DRAM Refresh through Retention Awareness 450**
 Tanmay Goel¹, Divyansh Maura¹, Kaustav Goswami¹, Shirshendu Das², Dip Sankar Banerjee³,
¹Indian Institute of Information Technology Guwahati, ²Indian Institute of Technology Ropar,
³Indian Institute of Technology Jodhpur
- HardCompress: A Novel Hardware-based Low-power Compression Scheme for DNN Accelerators 457**
 Ayush Arunachalam¹, Shamik Kundu¹, Arnab Raha², Suvadeep Banerjee², Suriya Natarajan²,
 Kanad Basu¹, ¹University of Texas at Dallas, ²Intel Corp
- Brightening the Optical Flow through Posit Arithmetic 463**
 Vinay Saxena¹, Ankitha Reddy¹, Jonathan Neudorfer¹, John Gustafson², Sangeeth S. Nambiar¹,
 Rainer Leupers³, Farhad Merchant³, ¹Bosch Research and Technology Centre - India,
²National University of Singapore, ³RWTH Aachen University
- DAMUS: Dynamic Allocation based on Write Frequency in MULTI-Retention STT-RAM based Last Level Caches 469**
 Mayank Baranwal¹, Udbhav Chugh¹, Shivang Dalal¹, Sukarn Agarwal², Hemangee Kapoor¹,
¹Indian Institute of Technology Guwahati, ²Indian Institute of Technology (BHU) Varanasi

SESSION 4B - CAD for System Analysis and Optimization

Chair: Srinu Krishnamoorthy, Intel Corp.

Co-Chair: Murthy Palla, Synopsys Inc.

- A Novel NBTI-Aware Chip Remaining Lifetime Prediction Framework using Machine Learning 476**
 Yu-Guang Chen¹, Ing-Chao Lin², Yong-Che Wei³,
¹National Central University, ²National Cheng Kung University, ³Yuan Ze University
- Minimally Allocating Always-on State Retention Storage for Supporting Power Gating Circuits 482**
 Soomin Kim and Taewhan Kim, Seoul National University
- Automatic Generation of Translators for Packet-Based and Emerging Protocols 488**
 Brian Crafton, Arijit Raychowdhury, Sung Kyu Lim, Georgia Institute of Technology
- SoC Trust Validation using Assertion-Based Security Monitors 496**
 Khitam Alatoun, Bharath Shankaranarayanan, Shanmukha Murali Achyutha, Ranga Vemuri,
 University of Cincinnati
- Analysis of Attack Surfaces and Practical Attack Examples in Open Source FPGA CAD Tools 504**
 Sandeep Sunkavilli, Zhiming Zhang, Qiaoyan Yu, University of New Hampshire

SESSION 4C – Memory- and Architecture-Level Security

Chair: Fareena Saqib, University of North Carolina at Charlotte

Co-Chair: Nima Karimian, San Jose State University

- True Random Number Generation using Latency Variations of Commercial MRAM Chips 510**
 Farah Ferdous¹, Bashir Mohammad Sabquat Bahar Talukder¹, Mehdi Sadi², Md Tauhidur Rahman¹,
¹Florida International University, ²Auburn University
- CARE: Lightweight Attack Resilient Secure Boot Architecture with Onboard Recovery for RISC-V based SOC 516**
 Avani Dave, Nilanjan Banerjee, Chintan Patel, University of Maryland Baltimore County

SeNonDiv: Securing Non-Volatile Memory using Hybrid Memory and Critical Data Diversion 522
Arijit Nath, Manik B Bhosle, Hemangee Kapoor, Indian Institute of Technology Guwahati

Reliable Strong PUF Enrollment and Operation with Temperature and Voltage Optimization 529
Kleber Stangherlin and Manoj Sachdev, University of Waterloo

Flush-Reload Attack and its Mitigation on an FPGA Based Compressed Cache Design 535
Prashant Mata and Nanditha Rao, International Institute of Information Technology Bangalore

SESSION 4D.1 - Solving SoC/Chipselets Communication and Computation Challenges

Chair: Tobias Gemmeke, Aachen University
Co-Chair: Rakesh Mahto, Computer Eng. Program

A Reconfigurable Asynchronous SERDES for Heterogenous Chiplet Interconnects 542
Jainaveen Sundaram, Srinivasan Gopal, Thomas P Thomas, Edward Burton, Erika Ramirez Lozano,
Tanay Karnik, Intel Corp

Trends and Opportunities for SRAM Based In-Memory and Near-Memory Computation 547
Srivatsa Srinivasa¹, Akshay Krishna Ramanathan², Jainaveen Sundaram¹, Dileep Kurian¹, Srinivasan
Gopal¹, Nilesh Jain¹, Anuradha Srinivasan¹, Ravi Iyer¹, Vijaykrishnan Narayanan², Tanay Karnik¹,
¹Intel Corp, ²Penn State University

SESSION 4D.2 - In-Memory and Quantum Computing Technologies

Chair: Rasit Topaloglu, IBM
Co-Chair: Vita Pi-Ho Hu, National Taiwan University

Cross-layer Optimization Strategy for Energy-efficient and Variation-aware In-memory Computing *
Tuo-Hung Hou, National Chiao Tung University

Challenges for Building a Silicon-based Quantum Computer *
Jonathan Baugh, University of Waterloo

SESSION 4D.3 - Reliability in Neural Networks

Chair: Rasit Topaloglu, IBM
Co-Chair: Vita Pi-Ho Hu, National Taiwan University

**Runtime Long-Term Reliability Management using Stochastic Computing in
Deep Neural Networks 553**
Yibo Liu, Shuyuan Yu, Shaoyi Peng, Sheldon Tan, University of California at Riverside

SESSION 5A - IoT and Wearable Computing

Chair: Prabha Sundaravadivel, University of Texas at Tyler

Towards Internet-of-Things for Wearable Neurotechnology 559
Salma Elmalaki, Berken Utku Demirel, Mojtaba Taherisadr, Sara Stern-Nezer, Jack J. Lin,
Mohammad Al Faruque, University of California Irvine

Real-Time CNN Based ST Depression Episode Detection using Single-Lead ECG 566
Erhan Tiryaki, Akshay Sonawane, Lakshman Tamal, University of Texas at Dallas

**An Interactive IoT-based Framework for Resource Management in Assisted Living
during Pandemic 571**
Parker Wilmoth and Prabha Sundaravadivel, University of Texas at Tyler

SolicitudeSavvy: An IoT-based Edge Intelligent Framework for Monitoring Anxiety in Real-time 576
Prabha Sundaravadivel, Parker Wilmoth, Ashton Fitzgerald, University of Texas at Tyler