

2021 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS 2021)

**Vienna, Austria
7 – 9 April 2021**



**IEEE Catalog Number: CFP21DDE-POD
ISBN: 978-1-6654-1181-3**

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21DDE-POD
ISBN (Print-On-Demand):	978-1-6654-1181-3
ISBN (Online):	978-1-6654-3595-6
ISSN:	2334-3133

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

FULLY-INTEGRATED SPAD ACTIVE QUENCHING/RESETTING CIRCUIT IN HIGH-VOLTAGE 0.35- μ M CMOS FOR REACHING PDP SATURATION AT 650 NM	1
<i>Alija Dervic, Saman Kohneh Poushi, Horst Zimmermann</i>	
EKV MOS TRANSISTOR MODEL FOR ULTRA LOW-VOLTAGE BULK-DRIVEN IC DESIGN	6
<i>Lukas Nagy, Daniel Arbet, Martin Kovac, Miroslav Potocny, Michal Sovcik, Viera Stopjakova</i>	
PREDICTIVE FAULT GROUPING BASED ON FAULTY AC MATRICES	11
<i>Nicola Dall’Ora, Sadia Azam, Enrico Fraccaroli, André Alberts, Franco Fummi</i>	
SYNTHESIS OF APPROXIMATE CIRCUITS FOR LUT-BASED FPGAS	17
<i>Zdenek Vasicek</i>	
APPROXIMATE MULTIPLIERS FOR OPTIMAL UTILIZATION OF FPGA RESOURCES	23
<i>Christoph Niemann, Michael Rethfeldt, Dirk Timmermann</i>	
BEHAVIORAL MODEL OF DOT-PRODUCT ENGINE IMPLEMENTED WITH 1T1R MEMRISTOR CROSSBAR INCLUDING ASSESSMENT	29
<i>Jianan Wen, Markus Ulbricht, Eduardo Perez, Xin Fan, Milos Krstic</i>	
Q-LEARNING-BASED ROUTING ALGORITHM FOR 3D NETWORK-ON-CHIPS	33
<i>Nurettin Bölüücü, Suleyman Tosun</i>	
ADEQUATEDL: APPROXIMATING DEEP LEARNING ACCELERATORS.....	37
<i>Olivier Sentieys, Silviu Filip, David Briand, David Novo, Etienne Dupuis, Ian O’Connor, Alberto Bosio</i>	
A MODEL-BASED FRAMEWORK TO ASSESS THE RELIABILITY OF SAFETY-CRITICAL APPLICATIONS.....	41
<i>Lucas Matana Luza, Annachiara Ruospo, Alberto Bosio, Ernesto Sanchez, Luigi Dilillo</i>	
EFFICIENT NEURAL NETWORK APPROXIMATION VIA BAYESIAN REASONING	45
<i>Alessandro Savino, Marcello Traiola, Stefano Di Carlo, Alberto Bosio</i>	
A BENCHMARK SUITE OF RT-LEVEL HARDWARE TROJANS FOR PIPELINED MICROPROCESSOR CORES	51
<i>Aleksa Damljanovic, Annachiara Ruospo, Ernesto Sanchez, Giovanni Squillero</i>	
DESIGN AND IMPLEMENTATION STRATEGY OF ADAPTIVE PROCESSOR-BASED SYSTEMS FOR ERROR RESILIENT AND POWER-EFFICIENT OPERATION.....	57
<i>Mitko Veleski, Michael Hübner, Milos Krstic, Rolf Kraemer</i>	
ANALYSIS OF STATE CORRUPTION CAUSED BY PERMANENT FAULTS IN WCHB-BASED QUASI DELAY-INSENSITIVE PIPELINES	63
<i>Raghda El Shehaby, Andreas Steininger</i>	
ACCELERATED ANALYSIS OF SIMULATION DUMPS THROUGH PARALLELIZATION ON MULTICORE ARCHITECTURES.....	69
<i>D. Appello, P. Bernardi, A. Calabrese, S. Littardi, G. Pollaccia, S. Quer, V. Tancorre, R. Ugoli</i>	

EMBEDDED TEST INSTRUMENT FOR INTERMITTENT RESISTIVE FAULT DETECTION AT CHIP LEVEL AND ITS REUSE AT BOARD LEVEL	75
<i>Hassan Ebrahimi, Hans G. Kerkhoff</i>	
ON THE FUNCTIONAL TEST OF SPECIAL FUNCTION UNITS IN GPUS	81
<i>Juan-David Guerrero-Balaguera, Josie E. Rodriguez Condia, Matteo Sonza Reorda</i>	
PREVENTION AND DETECTION METHODS OF SYSTEMATIC FAILURES IN THE IMPLEMENTATION OF SOC SAFETY MECHANISMS NOT COVERED BY REGULAR FUNCTIONAL TESTS	87
<i>Denis Dutey, Stephane Martin, Anne Merlande, Om Ranjan</i>	
EMERGING TECHNOLOGIES: CHALLENGES AND OPPORTUNITIES FOR LOGIC SYNTHESIS	93
<i>Alberto Bosio, Mayeul Cantan, Cedric Marchand, Ian O'Connor, Petr Fiser, Arnaud Poittevin, Marcello Traiola</i>	
POLYADD: POLYNOMIAL FORMAL VERIFICATION OF ADDER CIRCUITS	99
<i>Rolf Drechsler</i>	
LOGIC RESYNTHESIS OF MAJORITY-BASED CIRCUITS BY TOP-DOWN DECOMPOSITION	105
<i>Siang-Yun Lee, Heinz Riener, Giovanni De Micheli</i>	
USING MODEL CHECKER TO ANALYZE AND TEST DIGITAL CIRCUITS WITH REGARD TO DELAY FAULTS	111
<i>Josef Strnadel</i>	
EFFICIENT ACCELERATION OF DECISION TREE ALGORITHMS FOR ENCRYPTED NETWORK TRAFFIC ANALYSIS	115
<i>Roman Vrána, Jan Korenek</i>	
ENHANCED RELIABILITY OF FULLY DIFFERENTIAL DIFFERENCE AMPLIFIER THROUGH ON-CHIP DIGITAL CALIBRATION	119
<i>David Maljar, Michal Šovčík, Daniel Arbet, Viera Stopjaková</i>	
HEIST: A HARDWARE SIGNAL FAULT INJECTION METHODOLOGY ENABLING FEASIBLE SOFTWARE ROBUSTNESS TESTING	123
<i>Martin Skriver, Anders Stengaard, Ulrik Pagh Schultz</i>	
CLD: AN ACCURATE, COST-EFFECTIVE AND SCALABLE RUN-TIME CACHE LEAKAGE DETECTOR	127
<i>Ameer Shalabi, Tara Ghasempouri, Peeter Ellervee, Jaan Raik</i>	
DEVELOPMENT OF ON-CHIP CALIBRATION FOR HYBRID PIXEL DETECTORS	133
<i>Pawel Skrzypiec, Robert Szczygiel</i>	
TEST AND VERIFICATION ENVIRONMENT AND METHODOLOGY FOR VERNIER TIME- TO-DIGITAL CONVERTER PIXEL ARRAY	137
<i>Lukasz A. Kadlubowski, Piotr Kmon</i>	
A PARAMETERIZABLE CHISEL GENERATOR OF NUMERICALLY CONTROLLED OSCILLATORS FOR DIRECT DIGITAL SYNTHESIS	141
<i>Vukan D. Damnjanovic, Marija L. Petrovic, Vladimir M. Milovanovic</i>	
AN OPEN-SOURCE LIBRARY OF LARGE INTEGER POLYNOMIAL MULTIPLIERS	145
<i>Malik Imran, Zain Ul Abideen, Samuel Pagliarini</i>	

HIGH-SPEED STATEFUL PACKET CLASSIFIER BASED ON TSS ALGORITHM OPTIMIZED FOR OFF-CHIP MEMORIES	151
<i>Michal Orsák, Tomáš Beneš</i>	

TUTORIAL: SILICON SYSTEMS FOR WIRELESS LAN	157
<i>Zoran Stamenkovic, Hassen Aziza, Ernesto Sanchez, Alberto Bosio</i>	

Author Index