

2021 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS 2021)

**Online Conference
14 – 16 April 2021**



**IEEE Catalog Number: CFP21COL-POD
ISBN: 978-1-6654-3047-0**

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21COL-POD
ISBN (Print-On-Demand):	978-1-6654-3047-0
ISBN (Online):	978-1-6654-1503-3
ISSN:	2167-9657

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

HYBRID NETWORK OF PACKET SWITCHING AND STDM IN A MULTI-FPGA SYSTEM.....	1
<i>Tomoki Shimizu, Kohei Ito, Kensuke Izuka, Kazuei Hironaka, Hideharu Amano</i>	
HIGH PERFORMANCE MULTICORE SHA-256 ACCELERATOR USING FULLY PARALLEL COMPUTATION AND LOCAL MEMORY	7
<i>Van Dai Phan, Hoai Luan Pham, Thi Hong Tran, Yasuhiko Nakashima</i>	
AN ENERGY-EFFICIENT DEEP NEURAL NETWORK TRAINING PROCESSOR WITH BIT- SLICE-LEVEL RECONFIGURABILITY AND SPARSITY EXPLOITATION	10
<i>Donghyeon Han, Dongseok Im, Gwangtae Park, Youngwoo Kim, Seokchan Song, Juhyoung Lee, Hoi-Jun Yoo</i>	
IN SEARCH OF THE PERFORMANCE- AND ENERGY-EFFICIENT CNN ACCELERATORS	13
<i>Stanislav Sedukhin, Yoichi Tomioka, Kohei Yamamoto</i>	
POWER/PERFORMANCE/AREA EVALUATIONS FOR NEXT-GENERATION HPC PROCESSORS USING THE A64FX CHIP	19
<i>Eishi Arima, Yuetsu Kodama, Tetsuya Odajima, Miwako Tsuji, Mitsuhsa Sato</i>	
A TIMING AWARE CONNECTIVITY OPTIMIZATION TECHNIQUE FOR IMPROVING ENERGY EFFICIENCY OF HIGH-PERFORMANCE CPUS	25
<i>Ayan Datta, Karanvir Singh, Arpita Dutta, Kousik Debnath</i>	
A METADATA PREFETCHING MECHANISM FOR HYBRID MEMORY ARCHITECTURES	31
<i>Shunsuke Tsukada, Hikaru Takayashiki, Masayuki Sato, Kazuhiko Komatsu, Hiroaki Kobayashi</i>	
NONVOLATILE SRAM USING FISHBONE-IN-CAGE CAPACITOR IN A 180 NM STANDARD CMOS PROCESS FOR ZERO-STANDBY AND INSTANT-POWERUP EMBEDDED MEMORY ON IOT.....	34
<i>Takaki Urabe, Hiroyuki Ochi, Kazutoshi Kobayashi</i>	
LSFQ: A LOW PRECISION FULL INTEGER QUANTIZATION FOR HIGH-PERFORMANCE FPGA-BASED CNN ACCELERATION.....	37
<i>Zhenshan Bao, Kang Zhan, Wenbo Zhang, Junnan Guo</i>	
TRAINING LOW-LATENCY SPIKING NEURAL NETWORK THROUGH KNOWLEDGE DISTILLATION	43
<i>Sugahara Takuya, Renyuan Zhang, Yasuhiko Nakashima</i>	

Author Index