2020 International Conference on Field-Programmable Technology (ICFPT 2020)

Maui, Hawaii, USA 7 – 8 December 2020



IEEE Catalog Number: ISBN: CFP20528-POD 978-1-6654-4622-8

Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP20528-POD
ISBN (Print-On-Demand):	978-1-6654-4622-8
ISBN (Online):	978-1-6654-2302-1

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400 Fax: (845) 758-2633 E-mail: curran@proceedings.com Web: www.proceedings.com



2020 International Conference on Field-Programmable Technology (ICFPT) ICFPT 2020

Table of Contents

Message from the General Chair and Program Co-Chairs xi
Organizing Committee xiii
Program Committee xiv
Steering Committee xvi
Sponsors and Supporters xvii

Machine Learning, AI and Neural Networks

Mapping Multiple LSTM Models on FPGAs .1 Stefano Ribes (Chalmers University of Technology, Sweden), Pedro Trancoso (Chalmers University of Technology, Sweden), Ioannis Sourdis (Chalmers University of Technology, Sweden), and Christos-Savvas Bouganis (Imperial College London, United Kingdom)
Beyond Peak Performance: Comparing the Real Performance of AI-Optimized FPGAs and GPUs .10 Andrew Boutros (Intel Corporation; University of Toronto), Eriko Nurvitadhi (Intel Corporation), Rui Ma (Intel Corporation), Sergey Gribok (Intel Corporation), Zhipeng Zhao (Carnegie Mellon University), James C. Hoe (Carnegie Mellon University), Vaughn Betz (University of Toronto), and Martin Langhammer (Intel Corporation)
A Reconfigurable Multithreaded Accelerator for Recurrent Neural Networks .20 Zhiqiang Que (Imperial College London, UK), Hiroki Nakahara (Tokyo Institute of Technology, Japan), Hongxiang Fan (Imperial College London, UK), Jiuxi Meng (Imperial College London, UK), Kuen Hung Tsoi (Corerain Technologies Ltd., China), Xinyu Niu (Corerain Technologies Ltd., China), Eriko Nurvitadhi (Intel Corporation), and Wayne Luk (Imperial College London, UK)
An FPGA Accelerator for Bayesian Network Structure Learning with Iterative Use of Processing Elements .29 Yasuhiro Nitta (Kyoto University, Japan) and Hideki Takase (Kyoto University, Japan)
A Low-Cost Reconfigurable Nonlinear Core for Embedded DNN Applications .35 Yue Li (Fudan University, China), Wei Cao (Fudan University, China), Xuegong Zhou (Fudan University, China), and Lingli Wang (Fudan University, China)

Convolutional Neural Networks (CNN)

Optimizing Fully Spectral Convolutional Neural Networks on FPGA .39. Shuanglong Liu (Hunan Normal University, China; Imperial College London) and Wayne Luk (Imperial College London)
Memory-Efficient Dataflow Inference for Deep CNNs on FPGA .48. Lucian Petrica (Xilinx Research Ireland), Tobias Alonso (Xilinx Research Ireland; Autonomous University of Madrid), Mairin Kroes (Xilinx Research Ireland; TU Delft), Nicholas Fraser (Xilinx Research Ireland), Sorin Cotofana (TU Delft), and Michaela Blott (Xilinx Research Ireland)
From TensorFlow Graphs to LUTs and Wires: Automated Sparse and Physically Aware CNN Hardware Generation .56 Mathew Hall (University of Toronto, Canada) and Vaughn Betz (University of Toronto, Canada; Vector Institute, Canada)
INFER: INterFerence-Aware Estimation of Runtime for Concurrent CNN Execution on DPUs .66 Shikha Goel (Indian Institute of Technology Delhi, India), Rajesh Kedia (Indian Institute of Technology Delhi, India), M. Balakrishnan (Indian Institute of Technology Delhi, India), and Rijurekha Sen (Indian Institute of Technology Delhi, India)
DASH: Design Automation for Synthesis and Hardware Generation for CNN .72 Arish Sateesan (imec-COSIC/ES&S, ESAT, Belgium), Sharad Sinha (Indian Institute of Technology Goa, India), and Smitha K G (Nanyang Technological University, Singapore)

Placement and Routing

How Much Does Regularity Help FPGA Placement? 76 Hongxin Kong (Texas A&M University), Lang Feng (Texas A&M University; Nanjing University), Chunhua Deng (Rutgers University), Bo Yuan (Rutgers University), and Jiang Hu (Texas A&M University)
Learn to Place: FPGA Placement Using Reinforcement Learning and Directed Moves .85 Mohamed A. Elgammal (University of Toronto, Canada), Kevin E. Murray (University of Toronto, Canada), and Vaughn Betz (University of Toronto, Canada)
Revisiting FPGA Routing under Varying Operating Conditions .94 Behnam Khaleghi (University of California San Diego, USA), Sahand Salamat (University of California San Diego, USA), and Tajana Simunic

Rosing (University of California San Diego, USA)

Security and Cryptography

Neighbors from Hell: Voltage Attacks against Deep Learning Accelerators on Multi-Tenant FPGAs 103..... Andrew Boutros (University of Toronto, Canada; Vector Institute, Canada), Mathew Hall (University of Toronto, Canada), Nicolas Papernot (University of Toronto, Canada; Vector Institute, Canada), and Vaughn Betz (University of Toronto, Canada; Vector Institute, Canada)

Jitter-Based Adaptive True Random Number Generation for FPGAs in the Cloud .112 Xiang Li (University of Massachusetts, USA), Peter Stanwicks (University of Massachusetts, USA), George Provelengios (University of Massachusetts, USA), Russell Tessier (University of Massachusetts, USA), and Daniel Holcomb (University of Massachusetts, USA)
New Directions for NewHope: Improving Performance of Post-Quantum Cryptography through Algorithm-Level Pipelining .120 Luke Beckwith (Virginia Polytechnic Institute and State University) and William Diehl (Virginia Polytechnic Institute and State University)
FPGA accelerators in Cloud or Network
Bandwidth Efficient Near-Storage Accelerator for High-Dimensional Similarity Search .129 Gongjin Sun (University of California, Irvine) and Sang-Woo Jun (University of California, Irvine)
CHIP-KNN: A Configurable and High-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs 139.
Alec Lu (Simon Fraser University, Canada), Zhenman Fang (Simon Fraser University, Canada), Nazanin Farahpour (University of California, USA), and Lesley Shannon (Simon Fraser University, Canada)
A High Throughput Parallel Hash Table Accelerator on HBM-Enabled FPGAs .148 Yang Yang (University of Southern California), Sanmukh R. Kuppannagari (University of Southern California), and Viktor K. Prasanna (University of Southern California)
Cloud FPGA Security with RO-Based Primitives .154 Shanquan Tian (Yale University, USA), Andrew Krzywosz (Yale University, USA), Ilias Giechaskiel (Independent Researcher, United Kingdom), and Jakub Szefer (Yale University, USA)
A Reconfigurable Compute-in-the-Network FPGA Assistant for High-Level Collective Support with Distributed Matrix Multiply Case Study .159 Pouya Haghi (Boston University, USA), Anqi Guo (Boston University, USA), Tong Geng (Boston University, USA), Justin Broaddus (University of Tennessee at Chattanooga, USA), Derek Schafer (University of Tennessee at Chattanooga, USA), Anthony Skjellum (University of Tennessee at Chattanooga, USA), and Martin Herbordt (Boston University, USA)

FPGA architectures, technology and soft-core processors

Designing Universal Logic Module FPGA Architectures for Use with Ambipolar Transistor Technology .165.... Johannes Pfau (Karlsruher Institut für Technologie), Maximilian Reuter (Technische Universität Darmstadt), Klaus Hofmann (Technische Universität Darmstadt), and Jürgen Becker (Karlsruher Institut für Technologie)

GIB: A Novel Unidirectional Interconnection Architecture for FPGA .17.4 Kaichuang Shi (Fudan University, China), Hao Zhou (Fudan University, China), Xuegong Zhou (Fudan University, China), and Lingli Wang (Fudan University, China)
A Complete Open Source Design Flow for Gowin FPGAs .182 Pepijn de Vos (Symbiotic EDA University of Twente Enschede, Netherlands), Michael Kirchhoff (Technische Universität Ilmenau, Germany), and Daniel Ziener (Technische Universität Ilmenau, Germany)
FlexBex: A RISC-V with a Reconfigurable Instruction Extension .190 Nguyen Dao (University of Manchester, UK), Andrew Attwood (University of Manchester, UK; Liverpool John Moores University, UK), Bea Healy (University of Manchester, UK), and Dirk Koch (University of Manchester, UK)
FPGA Design Techniques and Tools
Fast Linking of Separately-Compiled FPGA Blocks without a NoC .196 Yuanlong Xiao (University of Pennsylvania, USA), Syed Tousif Ahmed (University of Pennsylvania, USA), and Andre DeHon (University of Pennsylvania, USA)
StateReveal: Enabling Checkpointing of FPGA Designs with Buried State .206 Sameh Attia (University of Toronto) and Vaughn Betz (University of Toronto)
Build Automation and Runtime Abstraction for Partial Reconfiguration on Xilinx Zynq UltraScale+ .215 Alex R. Bucknall (University of Warwick, UK), Shanker Shreejith (Trinity College Dublin, Ireland), and Suhaib A. Fahmy (University of Warwick, UK)
Moving Compute towards Data in Heterogeneous Multi-FPGA Clusters using Partial Reconfiguration and I/O Virtualisation .221

Tiago Santos (University of Porto, Portugal) and João M. P. Cardoso (University of Porto, Portugal)
A Design Exploration of Scalable Mesh-Based Fully Pipelined Accelerators .233...... Westerley Carvalho (Universidade Federal de Vicosa, Brazil), Michael Canesche (Universidade Federal de Vicosa, Brazil), Lucas Reis (Universidade Federal de Vicosa, Brazil), Frank Torres (DLR\ German), Lucas Silva (Universidade Federal de Vicosa, Brazil), Peter Jamieson (Miami University, USA), José Nacif (Universidade Federal de Vicosa, Brazil), and Ricardo Ferreira (Universidade Federal de Vicosa, Brazil)

Automatic Selection and Insertion of HLS Directives via a Source-to-Source Compiler .227.....

Khoa Pham (The University of Manchester, UK), Dirk Koch (The University of Manchester, UK), Anuj Vaishnav (The University of Manchester, UK), Konstantinos Georgopoulos (Technical University of Crete, Greece), Pavlos Malakonakis (Technical University of Crete, Greece), Aggelos Ioannou (Foundation for Research & Technology – Hellas (FORTH), Greece), and Iakovos Mavroidis (Foundation for

Research & Technology – Hellas (FORTH), Greece)

Quantisation-Aware Dimensionality Reduction .237..... Ce Guo (Imperial College London) and Wayne Luk (Imperial College London)

High-Throughput Data Processing and Embedded platforms

A High-Throughput, Resource-Efficient Implementation of the RoCEv2 Remote DMA Protocol for Network-Attached Hardware Accelerators 241. Niklas Schelten (Fraunhofer Institute for Telecommunications, Heinrich Hertz Institute, Germany), Fritjof Steinert (Fraunhofer Institute for Telecommunications, Heinrich Hertz Institute, Germany), Anton Schulte (Fraunhofer Institute for Telecommunications, Heinrich Hertz Institute, Germany), and Benno Stabernack (Fraunhofer Institute for Telecommunications, Heinrich Hertz Institute, Germany; University of Potsdam, Germany)
Hardware Implementations with High Throughput, Low-Latency and Low-Area for Matrix
Inversion .250
Sultan Alqahtani (The University of Nottingham, United Kingdom), Yiqun
Zhu (The University of Nottingham, United Kingdom), Qizhi Shi (The
University of Nottingham, United Kingdom), Xiaolin Meng (The
University of Nottingham, United Kingdom), and Xinhua Wang (The University of Nottingham, United Kingdom)
Acceleration of Short Read Alignment with Runtime Reconfiguration .256
Ho-Cheung Ng (Imperial College London, United Kingdom), Shuanglong Liu (Hunan Normal University, China), Izaak Coleman (Columbia University,
USA), Ringo S.W. Chu (University College London, UK), Man-Chung Yue
(The Hong Kong Polytechnic University, Hong Kong), and Wayne Luk
(Imperial College London, United Kingdom)
Service Chaining for Heterogeneous Middleboxes .263 Xuzhi Zhang (University of Massachusetts Amherst) and Russell Tessier (University of Massachusetts Amherst)
RECONROS: Flexible Hardware Acceleration for ROS2 Applications .268
Christian Lienen (Paderborn University, Germany), Marco Platzner
(Paderborn University, Germany), and Bernhard Rinner (University of
Klagenfurt, Austria)
A Bucket-Stream rBRIEF Extraction Architecture for SLAM Applications on Embedded Platforms.277 Haowen Chen (Zhejiang University, China), Feiteng Li (Zhejiang University, China), and Zhuo Zhang (Zhejiang University, China)
 Battling the CPU Bottleneck in Apache Parquet to Arrow Conversion Using FPGA .281 Johan Peltenburg (Delft University of Technology, Netherlands), Lars T.J. van Leeuwen (Delft University of Technology, Netherlands), Joost Hoozemans (Delft University of Technology, Netherlands), Jian Fang (Delft University of Technology, Netherlands; National Innovation Institute of Defense Technology, China), Zaid Al-Ars (Delft University of Technology, Netherlands), and H. Peter Hofstee (IBM, Delft
University of Technology, Netherlands; IBM, USA)

Abstracts

Ultra-Low-Latency Video Encoding on Heterogenous Hardware Platforms .287 Martin Koppehel (Otto-von-Guericke University, Germany) and Thilo Pionteck (Otto-von-Guericke University, Germany)
Nonintrusive and Adaptive Monitoring for Locating Voltage Attacks in Virtualized FPGAs .288 Seyedeh Sharareh Mirzargar (EPFL, Switzerland), Gaiëtan Renault (EPFL, Switzerland), Andrea Guerrieri (EPFL, Switzerland), and Mirjana Stojilovic (EPFL, Switzerland)
High Throughput and Low Latency Multi-Version Management Key-Value Storage Accelerator .290 Hankun Lv (State Key Laboratory of ASIC and System, Fudan University, China), Yuchen Ren (State Key Laboratory of ASIC and System, Fudan University, China), Yunhui Qiu (State Key Laboratory of ASIC and System, Fudan University, China), Wenbo Yin (State Key Laboratory of ASIC and System, Fudan University, China), and Lingli Wang (State Key Laboratory of ASIC and System, Fudan University, China)
Automated Integration of High-Level Synthesis FPGA Modules with ROS2 Systems .292 Daniel Pinheiro Leal (University of Toronto; Tokai University), Midori Sugaya (Shibaura Institute of Technology), Hideharu Amano (Keio University), and Takeshi Ohkawa (Tokai University)
Design Method for an LUT Network-Based CNN with a Sparse Local Convolution .294 Naoto Soga (Tokyo Institute of Technology, Japan) and Hiroki Nakahara (Tokyo Institute of Technology, Japan)
An FPGA-Based Upper-Limb Rehabilitation Device for Gesture Recognition and Motion Evaluation Using Multi-Task Recurrent Neural Networks .296 Haoyan Liu (University of Arkansas, USA), Atiyehsadat Panahi (University of Arkansas, USA), David Andrews (University of Arkansas, USA), and Alexander Nelson (University of Arkansas, USA)
Performance Exploration on Pre-Implemented CNN Hardware Accelerator on FPGA .298 Danielle Tchuinkou Kwadjo (University of Florida, USA), Joel Mandebi Mbongue (University of Florida, USA), and Christophe Bobda (University of Florida, USA)
Exploring Performance Enhancement of Event-Driven Processor Networks .300 Tim Todman (Imperial College London), David Thomas (Imperial College London), and Wayne Luk (Imperial College London)
Towards Overlay-Based Rapid In-Circuit Tuning of Deep Learning Designs .301 Zhiqiang Que (Imperial College London, UK), Daniel Holanda Noronha (University of British Columbia, Canada), Ruizhe Zhao (Imperial College London, UK), Xinyu Niu (Corerain Technologies Ltd., China), Steven J.E. Wilton (University of British Columbia, Canada), and Wayne Luk (Imperial College London, UK)

Author Index 303