2021 34th International Conference on VLSI Design and 2021 20th **International Conference on Embedded Systems (VLSID 2021)**

Guwahati, India 20 – 24 February 2021



IEEE Catalog Number: CFP21041-POD ISBN:

978-1-6654-3127-9

Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP21041-POD

 ISBN (Print-On-Demand):
 978-1-6654-3127-9

 ISBN (Online):
 978-1-6654-4087-5

ISSN: 1063-9667

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-040

Phone: (845) 758-0400 Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



2021 34th International Conference on VLSI Design and 2021 20th International Conference on Embedded Systems (VLSID)

VLSID 2021

Table of Contents

2021 34th International Conference on VLSI Design and 2021 20th International Conference on Embedded Systems (VLSID)

ISAMod: A Tool for Designing ASIPs by Comparing Different ISAs .1
A Low Latency Stochastic Square Root Circuit .7
Novel Census Transform Hardware IP .13. Anish Reghunath (Texas Instruments Inc), Mihir Mody (Texas Instruments Inc), Hetul Sanghvi (Texas Instruments Inc), and Ankur Baranwal (Texas Instruments Inc)
Negative Voltage Generator and Current DAC Based Regulator for Flash Memory .17
Adaptive Forward Body Bias Voltage Generator .23
Deterministic Digital Calibration of 1.5 Bits/stage Pipelined ADCs by Direct Extraction of Calibration Coefficients .29. Chinmaye Ramamurthy (IIITB, India), Chetan D Parikh (IIITB, India), and Subhajit Sen (IIITB, India)
Challenges in Adoption of RF to DC Converter for Micro-Scale RF Energy Harvesting Systems .35 Arun Mohan (Birla Institute of Technology and Science, India) and Saroj Mondal (Birla Institute of Technology and Science, India)
A Novel Low-Power Electronically Tunable Higher-Order Quadrature Oscillator Using CDBA .43 Shekhar Suman Borah (IIIT Guwahati, India), Ankur Singh (IIIT Guwahati, India), and Mourina Ghosh (IIIT Guwahati, India)

In-Memory Realization of SHA-2 using ReVAMP Architecture 47. Debjyoti Bhattacharjee (imec, Belgium), Anirban Majumder (IIT Kharagpur, India), and Anupam Chattopadhyay (NTU, Singapore)
Evaluation of Bit Manipulation Instructions in Optimization of Size and Speed in RISC-V .54 Babu P S (Cochin University of Science and Technology, India), Snehashri Sivaraman (Meenakshi Sundararajan Engineering College, India), Deepa N Sarma (Indian Institute of Technology Madras, India), and Tripti S Warrier (Cochin University of Science and Technology, India)
Ring Oscillator with Improved Design .60
Variability Aware Thermal Simulation Using CNNs .65
A 3.55 dB NF Ultra-Compact Noise-Optimized LNA for 5G mm-Wave Bands in 65nm CMOS .71 Noble Sebastian (Indian Institute of Space Science and Technology, India), Chavva Subbareddy (Indian Institute of Space Science and Technology, India), and Immanuel Raja (Indian Institute of Space Science and Technology, India)
A 0.4uA Offset, 6ns Sensing-Time Multi-level Sense Amplifier for Resistive Non-Volatile Memories in 65nm LSTP Technology .76
Instruction Controlled In-Memory Sorting on Memristor Crossbars .82. Sumanta Pyne (National Institute of Technology, India)
A Multiply Accumulator for Stochastic Numbers Without Scaling Errors .88
Prospects of Two-Dimensional Material-Based Field-Effect Transistors for Analog/RF Applications 94
Low Power Extended Range Multi-modulus Divider Using True-Single-Phase-Clock Logic 99 Prasad Kulkarni (IIT Bombay), Sahil Garg (IIT Bombay), Shubhi Agrawal (IIT Bombay), and Maryam Shojaei Baghini (IIT Bombay)
DC-DC Converter for Powering Micro-System Load in Energy Harvesting Front-Ends .105

HIPER: Low Power, High Performance and Area-Efficient Hardware Accelerators for Hidden Periodicity Detection Using Ramanujan Filter Banks .111
Online Optimization of Energy Consumption and Makespan for Active Replication Based Scheduling Approaches for Real-Time Systems .117
A Novel Modeling-Attack Resilient Arbiter-PUF Design .123
Silicon Photonic Microring Based Chip-Scale Accelerator for Delayed Feedback Reservoir Computing 129
High Voltage Receiver Using Low Voltage Devices with Reduced Dead-Zone .135
Minimization of Switching Activity of Graphene Based Circuits .139
Creating Fastest Self Timing Reference Path for High Speed Memory Designs .145
A 5nm Wide Voltage Range Ultra High Density SRAM Design for L2/L3 Cache Applications .151 Sriharsha Enjapuri (MEDIATEK Inc), Deepesh Gujjar (MEDIATEK Inc), Sandipan Sinha (MEDIATEK Inc), Ramesh Halli (MEDIATEK Inc), and Manish Trivedi (Mediatek Inc)
Reconfigurable HW-SW Co-Design Platform for Lung Cancer Detection and Classification .157 Ayushparth Sharma (The LNM Institute of Information Technology, India) and Kusum Lata (The LNM Institute of Information Technology, India)
A Few Shot Learning Based Approach for Hardware Trojan Detection Using Deep Siamese CNN .163 Richa Sharma (ABV-Indian Institute of Information Technology and Management, India), G.K. Sharma (ABV-Indian Institute of Information Technology and Management, India), and Manisha Pattanaik (ABV-Indian Institute of Information Technology and Management, India)
150nA Iq, Quad Input - Quad Output, Intelligent Integrated Power Management for IoT Applications 169

Binary Neural Network Based Real Time Emotion Detection on an Edge Computing Device to Detect Passenger Anomaly .175
Ajay B S (Intel Technology India Pvt. Ltd., India) and Madhav Rao (International Institute of Information Technology, India)
An RL Based Approach for Thermal-Aware Energy Optimized Task Scheduling in Multi-core Processors .181
Sudipa Mandal (Indian Institute of Technology Kharagpur, India), Krushna Gaurkar (Indian Institute of Technology Kharagpur, India), Pallab Dasgupta (Indian Institute of Technology Kharagpur, India), and Aritra Hazra (Indian Institute of Technology Kharagpur, India)
Game Theory-Based Parameter-Tuning for Path Planning of UAVs .187. Diksha Moolchandani (IIT Delhi, India), Geesara Prathap (Innopolis University, Russia), Ilya Afanasyev (Innopolis University, Russia), Anshul Kumar (IIT Delhi, India), Manuel Mazzara (Innopolis University, Russia), and Smruti R. Sarangi (IIT Delhi, India)
Reduced March iC- Test for Detecting Ageing Induced Faults in Memory Address Decoders .193 Kumari Anjali (IIIT Delhi, India), Shubham Saha (IIIT Delhi, India), and Anuj Grover (IIIT Delhi, India)
Gain Stabilization Methodology for FinFET Amplifiers Considering Self-Heating Effect .199
PositGen–A Verification Suite for Posit Arithmetic .204
Hardware Accelerator for Dual Standard Deblocking Filter 210. P. Saravanan (PSG College of Technology, India), B. Syndia Priyadarshini (PSG College of Technology, India), P. Vignesh Kanna (PSG College of Technology, India), and P. Vaishnavi (PSG College of Technology, India)
A Low Jitter Digital Loop CDR Based 8-16 Gbps SerDes in 65 nm CMOS Technology .216
A 27S/32S DC-Balanced Line Coding Scheme for PAM-4 Signaling .222

PreSyNC: Hardware Realization of the Presynaptic Region of a Biologically Extensive Neuronal Circuitry 228
Amitava Mukherjee (Adamas University, India) Transistor Sizing Based PVT-Aware Low Power Optimization Using Swarm Intelligence .234 Prasenjit Saha (International Institute of Information Technology, Hyderabad (IIIT-H), India), Hema Sai Kalluru (International Institute of Information Technology, Hyderabad (IIIT-H), India), and Zia Abbas (International Institute of Information Technology, Hyderabad (IIIT-H), India)
Demystifying Compression Techniques in CNNs: CPU, GPU and FPGA Cross-Platform Analysis .240 Remya Ramakrishnan (Amrita Vishwa Vidyapeetham, India), Aditya Dev K V (Amrita Vishwa Vidyapeetham, India), Darshik A S (Amrita Vishwa Vidyapeetham, India), Renuka Chinchwadkar (Amrita Vishwa Vidyapeetham, India), and Madhura Purnaprajna (Amrita Vishwa Vidyapeetham, India)
Optical Waveguide Channel Routing with Reduced Bend-Loss for Photonic Integrated Circuits .246 Sumit Sharma (Indian Institute of Technology Roorkee, India) and Sudip Roy (Indian Institute of Technology Roorkee, India)
A 1 V Double-Balanced Mixer for 2.4-2.5 GHz ISM Band Applications 252 Sanmitra Bharat Naik (National Institute of Technology, Goa), Siddharth R. K. (National Institute of Technology, Goa), Anirban Chatterjee (National Institute of Technology, Goa), Nithin Kumar Y. B. (National Institute of Technology, Goa), Vasantha M. H. (National Institute of Technology, Goa), and Ramnath Kini (Symmid Corporation, Malaysia)
Efficient Hierarchical Post-Silicon Validation and Debug 258
Criticality Based Reduction of Security Costs in a FPGA Based Cloud Computing Farm .264
ANDROMEDA: An FPGA Based RISC-V MPSoC Exploration Framework .27.0
An Investigation on Inherent Robustness of Posit Data Representation .276

P-FMA: A Novel Parameterized Posit Fused Multiply-Accumulate Arithmetic Processor 282 Sandra Jean (Centre for Development of Advanced Computing, Bangalore, India), Aneesh Raveendran (Centre for Development of Advanced Computing, Bangalore, India), A David Selvakumar (Centre for Development of Advanced Computing, Bangalore, India), Gagandeep Kaur (Centre for Development of Advanced Computing, Bangalore, India), Dharani Shankar G (Centre for Development of Advanced Computing, Bangalore, India), Shashikala Gunderao Pattanshetty (Centre for Development of Advanced Computing, Bangalore, India), and Vivian Desalphine (Centre for Development of Advanced Computing, Bangalore, India)
A Fast Compact Thermal Model For Smartphones .288. Anjali Agrawal (IIT Delhi, India), Anand Singh (IIT Delhi, India), Ankit Gola (IIT Delhi, India), Hameedah Sultan (IIT Delhi, India), and Smruti R. Sarangi (IIT Delhi, India)
A 1.8 - 6.3 GHz Quadrature Ring VCO-Based Fast-Settling PLL for Wireline I/O in 55nm CMOS .294 <i>Javed S Gaggatur (King Consultants Education)</i>
Automated Low-Cost SBST Optimization Techniques for Processor Testing 299. Vasudevan M S (IIT Guwahati, India), Santosh Biswas (IIT Bhilai, India), and Aryabartta Sahu (IIT Guwahati, India)
A 0.6 V, 2nd Order Low-Pass Gm-C Filter Using CMOS Inverter-Based Tunable OTA with 1.114 GHz cut-off Frequency in 90nm CMOS Technology .305
Neural Network Based Indirect Estimation of Functional Parameters of Amplifier by Extracting Features from Wavelet Transform 310
Training Neural Network for Machine Intelligence in Automatic Test Pattern Generator .316 Soham Roy (Auburn University), Spencer Millican (Auburn University), and Vishwani Agrawal (Auburn University)
An Automated Tool for Implementing Deep Neural Networks on FPGA .322
Design Considerations for Edge Neural Network Accelerators: An Industry Perspective .328 Arnab Raha (Intel Corporation, USA), Sang Kyun Kim (Intel Corporation, USA), Deepak A. Mathaikutty (Intel Corporation, USA), Guruguhanathan Venkataramanan (Intel Corporation, USA), Debabrata Mohapatra (Intel Corporation, USA), Raymond Sung (Intel Corporation, USA), Cormac Brick (Intel Corporation, USA), and Gautham N. Chinya (Intel Corporation, USA)

Author Index 335	 	 	