

**2021 34th International Conference  
on VLSI Design and 2021 20th  
International Conference on  
Embedded Systems (VLSID 2021)**

**Guwahati, India  
20 – 24 February 2021**



**IEEE Catalog Number: CFP21041-POD  
ISBN: 978-1-6654-3127-9**

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

|                         |                   |
|-------------------------|-------------------|
| IEEE Catalog Number:    | CFP21041-POD      |
| ISBN (Print-On-Demand): | 978-1-6654-3127-9 |
| ISBN (Online):          | 978-1-6654-4087-5 |
| ISSN:                   | 1063-9667         |

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# 2021 34th International Conference on VLSI Design and 2021 20th International Conference on Embedded Systems (VLSID) **VLSID 2021**

## Table of Contents

### 2021 34th International Conference on VLSI Design and 2021 20th International Conference on Embedded Systems (VLSID)

|   |    |
|---|----|
| ISAMod: A Tool for Designing ASIPs by Comparing Different ISAs .1.....  | 1  |
| <i>Shubhankar Suman Singh (Indian Institute of Technology, India) and<br/>Smruti R. Sarangi (Indian Institute of Technology, India)</i>                                       |    |
| A Low Latency Stochastic Square Root Circuit .7.....  | 7  |
| <i>Shyamali Mitra (Jadavpur University, India), Debojyoti Banerjee<br/>(Jadavpur University, India), and Mrinal K. Naskar (Jadavpur<br/>University, India)</i>                |    |
| Novel Census Transform Hardware IP .13.....   | 13 |
| <i>Anish Reghunath (Texas Instruments Inc), Mihir Mody (Texas Instruments<br/>Inc), Hetul Sanghvi (Texas Instruments Inc), and Ankur Baranwal (Texas<br/>Instruments Inc)</i> |    |
| Negative Voltage Generator and Current DAC Based Regulator for Flash Memory .17.....  | 17 |
| <i>Vivek Tyagi (STMicroelectronics, India), Shivam Kalla<br/>(STMicroelectronics, India), and Vikas Rana (STMicroelectronics,<br/>India)</i>                                  |    |
| Adaptive Forward Body Bias Voltage Generator .23.....   | 23 |
| <i>Vivek Tyagi (STMicroelectronics, India) and Vikas Rana<br/>(STMicroelectronics, India)</i>   |    |
| Deterministic Digital Calibration of 1.5 Bits/stage Pipelined ADCs by Direct Extraction of<br>Calibration Coefficients .29.....   | 29 |
| <i>Chinmaye Ramamurthy (IIITB, India), Chetan D Parikh (IIITB, India),<br/>and Subhajit Sen (IIITB, India)</i>  |    |
| Challenges in Adoption of RF to DC Converter for Micro-Scale RF Energy Harvesting Systems .35...  | 35 |
| <i>Arun Mohan (Birla Institute of Technology and Science, India) and<br/>Saroj Mondal (Birla Institute of Technology and Science, India)</i>                                  |    |
| A Novel Low-Power Electronically Tunable Higher-Order Quadrature Oscillator Using CDBA .41..  | 41 |
| <i>Shekhar Suman Borah (IIIT Guwahati, India), Ankur Singh (IIIT<br/>Guwahati, India), and Mourina Ghosh (IIIT Guwahati, India)</i>   |    |

|   |     |
|---|-----|
| In-Memory Realization of SHA-2 using ReVAMP Architecture .47.....   | 47  |
| <i>Debjyoti Bhattacharjee (imec, Belgium), Anirban Majumder (IIT Kharagpur, India), and Anupam Chattopadhyay (NTU, Singapore)</i>   |     |
| Evaluation of Bit Manipulation Instructions in Optimization of Size and Speed in RISC-V .54.....  | 54  |
| <i>Babu P S (Cochin University of Science and Technology, India), Snehashri Sivaraman (Meenakshi Sundararajan Engineering College, India), Deepa N Sarma (Indian Institute of Technology Madras, India), and Tripti S Warriar (Cochin University of Science and Technology, India)</i>  |     |
| Ring Oscillator with Improved Design .60.....   | 60  |
| <i>Pooja S Shanbhag (KLE Technological University, India), Sujata Kotabagi (KLE Technological University, India), Priyanka Buduru (KLE Technological University, India), Pruthvi Benagi (KLE Technological University, India), Suma S (KLE Technological University, India), and Shraddha H (KLE Technological University, India)</i> |     |
| Variability Aware Thermal Simulation Using CNNs .65.....  | 65  |
| <i>Hameedah Sultan (Indian Institute of Technology Delhi, India) and Smruti R. Sarangi (Indian Institute of Technology Delhi, India)</i>  |     |
| A 3.55 dB NF Ultra-Compact Noise-Optimized LNA for 5G mm-Wave Bands in 65nm CMOS .71....  | 71  |
| <i>Noble Sebastian (Indian Institute of Space Science and Technology, India), Chavva Subbareddy (Indian Institute of Space Science and Technology, India), and Immanuel Raja (Indian Institute of Space Science and Technology, India)</i>  |     |
| A 0.4uA Offset, 6ns Sensing-Time Multi-level Sense Amplifier for Resistive Non-Volatile Memories in 65nm LSTP Technology .76.....   | 76  |
| <i>Feraj Husain (IIIT Delhi, India), Belal Iqbal (IIIT Delhi, India), and Anuj Grover (IIIT Delhi, India)</i>   |     |
| Instruction Controlled In-Memory Sorting on Memristor Crossbars .82.....  | 82  |
| <i>Sumanta Pyne (National Institute of Technology, India)</i>   |     |
| A Multiply Accumulator for Stochastic Numbers Without Scaling Errors .88.....   | 88  |
| <i>Katsuhiro Ichikawa (Ritsumeikan University, Japsn) and Shigeru Yamashita (Ritsumeikan University, Japsn)</i>   |     |
| Prospects of Two-Dimensional Material-Based Field-Effect Transistors for Analog/RF Applications .94.....  | 94  |
| <i>Arjun Kumar (Indian Institute of Technology Rupnagar, India), Akhilesh Rawat (Indian Institute of Technology Rupnagar, India), and Brajesh Rawat (Indian Institute of Technology Rupnagar, India)</i>  |     |
| Low Power Extended Range Multi-modulus Divider Using True-Single-Phase-Clock Logic .99.....   | 99  |
| <i>Prasad Kulkarni (IIT Bombay), Sahil Garg (IIT Bombay), Shubhi Agrawal (IIT Bombay), and Maryam Shojaei Baghini (IIT Bombay)</i>  |     |
| DC-DC Converter for Powering Micro-System Load in Energy Harvesting Front-Ends .105.....  | 105 |
| <i>Anirban Barman (Indian Institute of Technology Kharagpur, India) and Ashis Maity (Indian Institute of Technology Kharagpur, India)</i>   |     |

|  |  |
|--|--|
| HIPER: Low Power, High Performance and Area-Efficient Hardware Accelerators for Hidden Periodicity Detection Using Ramanujan Filter Banks .111.....  |  |
| <i>Arghadip Das (Texas Instruments, India), Chandrachur Majumder (Samsung Semiconductor India Research, India), Debaprasad De (Techno Main, Salt Lake, India), Arnab Raha (Intel Edge.AI, Intel Corporation, USA), and Mrinal Kanti Naskar (Jadavpur University, India)</i>                            |  |
| Online Optimization of Energy Consumption and Makespan for Active Replication Based Scheduling Approaches for Real-Time Systems .117.....  |  |
| <i>Niraj Kumar (IIT PATNA, India) and Arijit Mondal (IIT Patna, India)</i>   |  |
| A Novel Modeling-Attack Resilient Arbiter-PUF Design .123.....   |  |
| <i>Mohammad Ebrahimabadi (University of Maryland Baltimore County), Mohamed Younis (University of Maryland Baltimore County), Wassila Lalouani (University of Maryland Baltimore County), and Naghmeh Karimi (University of Maryland Baltimore County)</i>   |  |
| Silicon Photonic Microring Based Chip-Scale Accelerator for Delayed Feedback Reservoir Computing .129.....   |  |
| <i>Sairam Vatsavai (University of Kentucky, USA) and Ishan Thakkar (University of Kentucky, USA)</i>   |  |
| High Voltage Receiver Using Low Voltage Devices with Reduced Dead-Zone .135.....   |  |
| <i>Dharmaray Nedalgi (Intel Technologies India Pvt Ltd, India) and Saroja Siddamal (KLE Technological University, India)</i>   |  |
| Minimization of Switching Activity of Graphene Based Circuits .139.....  |  |
| <i>Subrata Das (Institute of Radio Physics and Electronics, Calcutta University, India), Petr Fiser (Czech Technical University in Prague), Soumya Pandit (Institute of Radio Physics and Electronics, Calcutta University, India), and Debesh Kumar Das (Jadavpur University, India)</i>              |  |
| Creating Fastest Self Timing Reference Path for High Speed Memory Designs .145.....  |  |
| <i>Krashna Nand Mishra (Synopsys India Pvt Ltd, India) and Yogeshbhai Vallabhbbhai Patel (Synopsys India Pvt Ltd, India)</i>   |  |
| A 5nm Wide Voltage Range Ultra High Density SRAM Design for L2/L3 Cache Applications .151..  |  |
| <i>Sriharsha Enjapuri (MEDIATEK Inc), Deepesh Gujjar (MEDIATEK Inc), Sandipan Sinha (MEDIATEK Inc), Ramesh Halli (MEDIATEK Inc), and Manish Trivedi (Mediatek Inc)</i>   |  |
| Reconfigurable HW-SW Co-Design Platform for Lung Cancer Detection and Classification .157.....   |  |
| <i>Ayushparth Sharma (The LNM Institute of Information Technology, India) and Kusum Lata (The LNM Institute of Information Technology, India)</i>  |  |
| A Few Shot Learning Based Approach for Hardware Trojan Detection Using Deep Siamese CNN .163   |  |
| <i>Richa Sharma (ABV-Indian Institute of Information Technology and Management, India), G.K. Sharma (ABV-Indian Institute of Information Technology and Management, India), and Manisha Pattanaik (ABV-Indian Institute of Information Technology and Management, India)</i>                           |  |
| 150nA Iq, Quad Input - Quad Output, Intelligent Integrated Power Management for IoT Applications .169.....   |  |
| <i>Vipul Singhal (Texas Instruments, India), Rajat Chauhan (Texas Instruments, India), Vinod Menezes (Texas Instruments, India), Manikandan R R (Texas Instruments, India), Raveesh Magod (Texas Instruments, USA), Mahesh Mehendale (Texas Instruments, USA), and Anantha Chandrakasan (MIT, USA)</i> |  |

|   |   |
|---|---|
| Binary Neural Network Based Real Time Emotion Detection on an Edge Computing Device to Detect Passenger Anomaly .175..... |   |
|   | <i>Ajay B S (Intel Technology India Pvt. Ltd., India) and Madhav Rao (International Institute of Information Technology, India)</i>   |
| An RL Based Approach for Thermal-Aware Energy Optimized Task Scheduling in Multi-core Processors .181.....                |   |
|   | <i>Sudipa Mandal (Indian Institute of Technology Kharagpur, India), Krushna Gaurkar (Indian Institute of Technology Kharagpur, India), Pallab Dasgupta (Indian Institute of Technology Kharagpur, India), and Aritra Hazra (Indian Institute of Technology Kharagpur, India)</i>  |
| Game Theory-Based Parameter-Tuning for Path Planning of UAVs .187.....  |   |
|   | <i>Diksha Moolchandani (IIT Delhi, India), Geesara Prathap (Innopolis University, Russia), Ilya Afanasyev (Innopolis University, Russia), Anshul Kumar (IIT Delhi, India), Manuel Mazzara (Innopolis University, Russia), and Smruti R. Sarangi (IIT Delhi, India)</i>  |
| Reduced March iC- Test for Detecting Ageing Induced Faults in Memory Address Decoders .193..                              |   |
|   | <i>Kumari Anjali (IIIT Delhi, India), Shubham Saha (IIIT Delhi, India), and Anuj Grover (IIIT Delhi, India)</i>   |
| Gain Stabilization Methodology for FinFET Amplifiers Considering Self-Heating Effect .199.....                            |   |
|   | <i>Shashank Banchhor (Indian Institute of Technology Roorkee, India), Nitanshu Chauhan (Indian Institute of Technology Roorkee, India; National Institute of Technology Uttarakhand, India), Aditya Doneria (Indian Institute of Technology Roorkee, India), and Anand Bulusu (Indian Institute of Technology Roorkee, India)</i> |
| PositGen–A Verification Suite for Posit Arithmetic .204.....  |   |
|   | <i>Annarao Kulkarni (VLSI Design Group, India), Shashikala Pattanshetty (VLSI Design Group, India), Aneesh Raveendran (VLSI Design Group, India), David Selvakumar (VLSI Design Group, India), Sandra Jean (VLSI Design Group, India), and Vivian Desalphine (VLSI Design Group, India)</i>                                       |
| Hardware Accelerator for Dual Standard Deblocking Filter .210.....  |   |
|   | <i>P. Saravanan (PSG College of Technology, India), B. Syndia Priyadarshini (PSG College of Technology, India), P. Vignesh Kanna (PSG College of Technology, India), and P. Vaishnavi (PSG College of Technology, India)</i>  |
| A Low Jitter Digital Loop CDR Based 8-16 Gbps SerDes in 65 nm CMOS Technology .216.....                                   |   |
|   | <i>Souradip Sen (IIT Bombay, India), Utkarsh Upadhyaya (IIT Bombay, India), Krishna Reddy Kondreddy (IIT Bombay, India), Arun Goyal (IIT Bombay, India), Sandeep Goyal (IIT Bombay, India), and Shalabh Gupta (IIT Bombay, India)</i>   |
| A 27S/32S DC-Balanced Line Coding Scheme for PAM-4 Signaling .222.....  |   |
|   | <i>Chandra Shekar Miryala (Indian Institute of Technology Bombay, India), Sandeep Goyal (Indian Institute of Technology Bombay, India), and Shalabh Gupta (Indian Institute of Technology Bombay, India)</i>  |

|  |   |
|--|---|
| PreSyNC: Hardware Realization of the Presynaptic Region of a Biologically Extensive Neuronal Circuitry .228..... |   |
|  | <i>Rounak Chatterjee (Jadavpur University, India), Souradeep Chowdhury (Jadavpur University, India), Soham Mondal (Memory Solutions, Samsung Electronics Co. Ltd., India), Arnab Raha (Intel Edge.AI, Intel Corporation, USA), Janet Paluh (SUNY Polytechnic Institute, USA), and Amitava Mukherjee (Adamas University, India)</i>                            |
| Transistor Sizing Based PVT-Aware Low Power Optimization Using Swarm Intelligence .234.....                      |   |
|  | <i>Prasenjit Saha (International Institute of Information Technology, Hyderabad (IIIT-H), India), Hema Sai Kalluru (International Institute of Information Technology, Hyderabad (IIIT-H), India), and Zia Abbas (International Institute of Information Technology, Hyderabad (IIIT-H), India)</i>   |
| Demystifying Compression Techniques in CNNs: CPU, GPU and FPGA Cross-Platform Analysis .240                      |   |
|  | <i>Remya Ramakrishnan (Amrita Vishwa Vidyapeetham, India), Aditya Dev K V (Amrita Vishwa Vidyapeetham, India), Darshik A S (Amrita Vishwa Vidyapeetham, India), Renuka Chinchwadkar (Amrita Vishwa Vidyapeetham, India), and Madhura Purnaprajna (Amrita Vishwa Vidyapeetham, India)</i>  |
| Optical Waveguide Channel Routing with Reduced Bend-Loss for Photonic Integrated Circuits .246                   |   |
|  | <i>Sumit Sharma (Indian Institute of Technology Roorkee, India) and Sudip Roy (Indian Institute of Technology Roorkee, India)</i>   |
| A 1 V Double-Balanced Mixer for 2.4-2.5 GHz ISM Band Applications .252.....                                      |   |
|  | <i>Sanmitra Bharat Naik (National Institute of Technology, Goa), Siddharth R. K. (National Institute of Technology, Goa), Anirban Chatterjee (National Institute of Technology, Goa), Nithin Kumar Y. B. (National Institute of Technology, Goa), Vasantha M. H. (National Institute of Technology, Goa), and Ramnath Kini (Symmid Corporation, Malaysia)</i> |
| Efficient Hierarchical Post-Silicon Validation and Debug .258.....   |   |
|  | <i>Pandy Kalimuthu (The University of Texas at Dallas), Kanad Basu (The University of Texas at Dallas), and Benjamin Carrion Schafer (The University of Texas at Dallas)</i>  |
| Criticality Based Reduction of Security Costs in a FPGA Based Cloud Computing Farm .264.....                     |   |
|  | <i>Krishnendu Guha (University of Calcutta, India), Amlan Chakrabarti (University of Calcutta, India), Krishna Paul (Intel Corporations, India), and Biswadeep Chatterjee (Intel Corporations, India)</i>   |
| ANDROMEDA: An FPGA Based RISC-V MPSoC Exploration Framework .270.....  |   |
|  | <i>Farhad Merchant (RWTH Aachen University, Germany), Dominik Sisejkovic (RWTH Aachen University, Germany), Lennart M Reimann (RWTH Aachen University, Germany), Kirthihan Yasotharan (RWTH Aachen University, Germany), Thomas Grass (RWTH Aachen University, Germany), and Rainer Leupers (RWTH Aachen University, Germany)</i>                             |
| An Investigation on Inherent Robustness of Posit Data Representation .276.....                                   |   |
|  | <i>Ihsen Alouani (IEMN Lab CNRS UMR 8520, INSA Hauts-De-France), Anouar Ben Khalifa (University of Sousse, Tunisia), Farhad Merchant (RWTH Aachen University), and Rainer Leupers (RWTH Aachen University)</i>  |

|  |     |
|--|-----|
| P-FMA: A Novel Parameterized Posit Fused Multiply-Accumulate Arithmetic Processor .282 .....   | 282 |
| <i>Sandra Jean (Centre for Development of Advanced Computing, Bangalore, India), Aneesh Raveendran (Centre for Development of Advanced Computing, Bangalore, India), A David Selvakumar (Centre for Development of Advanced Computing, Bangalore, India), Gagandeep Kaur (Centre for Development of Advanced Computing, Bangalore, India), Dharani Shankar G (Centre for Development of Advanced Computing, Bangalore, India), Shashikala Gunderao Pattanshetty (Centre for Development of Advanced Computing, Bangalore, India), and Vivian Desalphine (Centre for Development of Advanced Computing, Bangalore, India)</i> |     |
| A Fast Compact Thermal Model For Smartphones .288 .....  | 288 |
| <i>Anjali Agrawal (IIT Delhi, India), Anand Singh (IIT Delhi, India), Ankit Gola (IIT Delhi, India), Hameedah Sultan (IIT Delhi, India), and Smruti R. Sarangi (IIT Delhi, India)</i>  |     |
| A 1.8 - 6.3 GHz Quadrature Ring VCO-Based Fast-Settling PLL for Wireline I/O in 55nm CMOS .294   | 294 |
| <i>Javed S Gaggatur (King Consultants Education)</i>   |     |
| Automated Low-Cost SBST Optimization Techniques for Processor Testing .299 .....   | 299 |
| <i>Vasudevan M S (IIT Guwahati, India), Santosh Biswas (IIT Bhilai, India), and Aryabartta Sahu (IIT Guwahati, India)</i>  |     |
| A 0.6 V, 2nd Order Low-Pass Gm-C Filter Using CMOS Inverter-Based Tunable OTA with 1.114 GHz cut-off Frequency in 90nm CMOS Technology .305 .....  | 305 |
| <i>Nisarga Ramesh (Ramaiah Institute of Technology, India) and Javed S Gaggatur (King Consultants Education, India)</i>  |     |
| Neural Network Based Indirect Estimation of Functional Parameters of Amplifier by Extracting Features from Wavelet Transform .310 .....  | 310 |
| <i>Supriyo Srimani (Indian Institute of Engineering Science and Technology, India), Kasturi Ghosh (Indian Institute of Engineering Science And Technology, India), and Hafizur Rahaman (Indian Institute of Engineering Science And Technology, India)</i>   |     |
| Training Neural Network for Machine Intelligence in Automatic Test Pattern Generator .316 .....  | 316 |
| <i>Soham Roy (Auburn University), Spencer Millican (Auburn University), and Vishwani Agrawal (Auburn University)</i>   |     |
| An Automated Tool for Implementing Deep Neural Networks on FPGA .322 .....   | 322 |
| <i>Masoud Shahshahani (University of Texas at Dallas, USA), Mohammad Sabri (Iran University of Technology, Iran), Bahareh Khabbazan (Tehran University, Iran), and Dinesh Bhatia (University of Texas at Dallas, USA)</i>  |     |
| Design Considerations for Edge Neural Network Accelerators: An Industry Perspective .328 .....   | 328 |
| <i>Arnab Raha (Intel Corporation, USA), Sang Kyun Kim (Intel Corporation, USA), Deepak A. Mathaikutty (Intel Corporation, USA), Guruguhanathan Venkataramanan (Intel Corporation, USA), Debabrata Mohapatra (Intel Corporation, USA), Raymond Sung (Intel Corporation, USA), Cormac Brick (Intel Corporation, USA), and Gautham N. Chinya (Intel Corporation, USA)</i>   |     |



**Author Index 335**.....