

# **2021 IEEE International Reliability Physics Symposium (IRPS 2021)**

**Monterey, California, USA  
21-25 March 2021**



**IEEE Catalog Number: CFP21RPS-POD  
ISBN: 978-1-7281-6894-4**

**Copyright © 2021 by the Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP21RPS-POD
ISBN (Print-On-Demand):	978-1-7281-6894-4
ISBN (Online):	978-1-7281-6893-7
ISSN:	1541-7026

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# TABLE OF CONTENTS

<p>ASSESSING THE PRE-BREAKDOWN CARRIERS' MULTIPLICATION IN SIC POWER MOSFETS BY SOFT GAMMA RADIATION AND ITS CORRELATION TO THE TERRESTRIAL COSMIC RAYS FAILURE RATE DATA AS MEASURED BY NEUTRON IRRADIATION.....</p> <p style="padding-left: 20px;"><i>Mauro Ciappa, Marco Pocaterra</i></p>	1
<p>CHARACTERIZATION OF SLOW TRAPS IN SIGE MOS INTERFACES BY TIN/Y<sub>2</sub>O<sub>3</sub> GATE STACKS.....</p> <p style="padding-left: 20px;"><i>T.-E. Lee, K. Toprasertpong, M. Takenaka, S. Takagi</i></p>	9
<p>OFF-STATE Tddb IN FINFET TECHNOLOGY AND ITS IMPLICATION FOR SAFE OPERATING AREA.....</p> <p style="padding-left: 20px;"><i>M. Toledano-Luque, P. Paliwoda, M. Nour, T. Kauerauf, B. Min, G. Bossu, M. Siddabathula, T. Nigam</i></p>	13
<p>DRASTIC RELIABILITY IMPROVEMENT USING H<sub>2</sub>O<sub>2</sub>/UV TREATMENT OF HFO<sub>2</sub> FOR HETEROGENEOUS INTEGRATION.....</p> <p style="padding-left: 20px;"><i>S. M. Kim, T. M. H. Nyugen, J. W. Oh, Y. S. Lee, S. C. Kang, H. I. Lee, C. H. Kim, S. Some, H. J. Hwang, B. H. Lee</i></p>	19
<p>MODELING OF HKMG STACK PROCESS IMPACT ON GATE LEAKAGE, SILC AND PBTI.....</p> <p style="padding-left: 20px;"><i>Dimple Kochar, Tarun Samadder, Subhadeep Mukhopadhyay, Souvik Mahapatra</i></p>	25
<p>PROGRESS AND CURRENT TOPICS OF JEDEC JC-70.1 POWER GAN DEVICE QUALITY AND RELIABILITY STANDARDS ACTIVITY: OR: WHAT IS THE AVALANCHE CAPABILITY OF YOUR GAN TRANSISTOR?.....</p> <p style="padding-left: 20px;"><i>Tim McDonald, Stephanie Watts Butler</i></p>	32
<p>FAILURE MECHANISMS OF CASCODE GAN HEMTS UNDER OVERVOLTAGE AND SURGE ENERGY EVENTS.....</p> <p style="padding-left: 20px;"><i>Qihao Song, Ruizhe Zhang, Joseph P. Kozak, Jingcun Liu, Qiang Li, Yuhao Zhang</i></p>	38
<p>VERTICAL STACK RELIABILITY OF GAN-ON-SI BUFFERS FOR LOW-VOLTAGE APPLICATIONS.....</p> <p style="padding-left: 20px;"><i>E. Fabris, M. Borga, N. Posthuma, M. Zhao, B. De Jaeger, S. You, S. Decoutere, M. Meneghini, G. Meneghesso, E. Zanoni</i></p>	45
<p>A GENERALIZED APPROACH TO DETERMINE THE SWITCHING RELIABILITY OF GAN HEMTS ON-WAFER LEVEL.....</p> <p style="padding-left: 20px;"><i>Nicola Modolo, Andrea Minetto, Carlo De Santi, Luca Sayadi, Sebastien Sicre, Gerhard Prechtel, Gaudenzio Meneghesso, Enrico Zanoni, Matteo Meneghini</i></p>	53
<p>STUDY ON THE DIFFERENCE BETWEEN ID(V<sub>G</sub>) AND C(V<sub>G</sub>) PBTI SHIFTS IN GAN-ON-SI E-MODE MOSC-HEMT.....</p> <p style="padding-left: 20px;"><i>A. G. Viey, W. Vandendaele, M.-A. Jaud, J. Coignus, J. Cluzel, A. Krakovinsky, S. Martin, J. Biscarrat, R. Gwoziecki, V. Sousa, F. Gaillard, R. Modica, F. Iucolano, M. Meneghini, G. Meneghesso, G. Ghibaud</i></p>	58
<p>CONDUCTANCE VARIATIONS AND THEIR IMPACT ON THE PRECISION OF IN-MEMORY COMPUTING WITH RESISTIVE SWITCHING MEMORY (RRAM).....</p> <p style="padding-left: 20px;"><i>Giacomo Pedretti, Elia Ambrosi, Daniele Ielmini</i></p>	66

EMBEDDED EMERGING MEMORY TECHNOLOGIES FOR NEUROMORPHIC COMPUTING: TEMPERATURE INSTABILITY AND RELIABILITY .....	74
<i>Yao-Feng Chang, Ilya Karpov, Reed Hopkins, David Janosky, Jacob Medeiros, Benjamin Sherrill, Jiahua Zhang, Yifu Huang, Tanmoy Pramanik, Albert Chen, Tony Acosta, Abdullah Guler, James A. O'Donnell, Pedro A Quintero, Nathan Strutt, Oleg Golonzka, Chris Connor, Jack C Lee, Jeffrey Hicks</i>	
CHARACTERIZATION AND MITIGATION OF RELAXATION EFFECTS ON MULTI-LEVEL RRAM BASED IN-MEMORY COMPUTING.....	79
<i>Wangxin He, Wonbo Shim, Shihui Yin, Xiaoyu Sun, Deliang Fan, Shimeng Yu, Jae-Sun Seo</i>	
OPTIMIZED PROGRAMMING ALGORITHMS FOR MULTILEVEL RRAM IN HARDWARE NEURAL NETWORKS.....	86
<i>Valerio Milo, Francesco Anzalone, Cristian Zambelli, Eduardo Pérez, Mamathamba K. Mahadevaiah, Óscar G. Ossorio, Piero Olivo, Christian Wenger, Daniele Ielmini</i>	
TRANSIENT INVESTIGATION OF METAL-OXIDE BASED, CMOS-COMPATIBLE ECRAM.....	92
<i>Paul M. Solomon, Douglas M. Bishop, Teodor K. Todorov, Simon Dawes, Damon B. Farmer, Matthew Copel, Ko-Tao Lee, John Collins, John Rozen</i>	
CAN EMERGING COMPUTING PARADIGMS HELP ENHANCING RELIABILITY TOWARDS THE END OF TECHNOLOGY ROADMAP?.....	99
<i>Runsheng Wang, Zuodong Zhang, Yawen Zhang, Yixuan Hu, Yanan Sun, Weikang Qian, Ru Huang</i>	
ROBUST BRAIN-INSPIRED COMPUTING: ON THE RELIABILITY OF SPIKING NEURAL NETWORK USING EMERGING NON-VOLATILE SYNAPSES.....	106
<i>Ming-Liang Wei, Hussam Amrouch, Cheng-Lin Sung, Hang-Ting Lue, Chia-Lin Yang, Keh-Chung Wang, Chih-Yuan Lu</i>	
NOVEL WEIGHT MAPPING METHOD FOR RELIABLE NVM BASED NEURAL NETWORK.....	114
<i>L. X. Han, Y. C. Xiang, P. Huang, G. H. Yu, R. Z. Han, X. Y. Liu, J. F. Kang</i>	
LOW-BIT PRECISION NEURAL NETWORK ARCHITECTURE WITH HIGH IMMUNITY TO VARIABILITY AND RANDOM TELEGRAPH NOISE BASED ON RESISTIVE MEMORIES.....	120
<i>Tommaso Zanotti, Francesco Maria Puglisi, Paolo Pavan</i>	
IMPACT OF SPACER INTERFACE CHARGES ON PERFORMANCE AND RELIABILITY OF LOW TEMPERATURE TRANSISTORS FOR 3D SEQUENTIAL INTEGRATION .....	126
<i>T. Mota Frutuoso, J. Lugo-Alvarez, X. Garros, L. Brunet, J. Lacord, L. Gerrer, M. Casse, E. Catapano, C. Fenouillet-Beranger, F. Andrieu, F. Gaillard, P. Ferrari</i>	
SYSTEMATIC STUDY OF PROCESS IMPACT ON FINFET RELIABILITY.....	131
<i>Rakesh Ranjan, Ki-Don Lee, Md Iqbal Mahmud, Mohammad Shahriar Rahman, Pavitra Ramadevi Perepa, Charles Briscoe Larow, Caleb Dongkyun Kwon, Maihan Nguyen, Minhyo Kang, Ashish Kumar Jha, Ahmed Shariq, Shamas Musthafa Ummer, Susannah Laure Prater, Hyunchul Sagong, Hwasung Rhee</i>	
TDDDB RELIABILITY IN GATE-ALL-AROUND NANOSHEET .....	136
<i>Huimei Zhou, Miaomiao Wang, Ruqiang Bao, Tian Shen, Ernest Wu, Richard Southwick, Jingyun Zhang, Veeraraghavan Basker, Dechao Guo</i>	
PROCESS-INDUCED CHARGING DAMAGE IN IGZO NTFTS .....	142
<i>Gaspard Hiblot, Nouredine Rassoul, Lieve Teugels, Katia Devriendt, Adrian Vaisman Chasin, Michiel Van Setten, Attilio Belmonte, Romain Delhougne, Gouri Sankar Kar</i>	

NEW DEVELOPMENTS IN SIGE HBT RELIABILITY FOR RF THROUGH MMW CIRCUITS.....	150
<i>John D. Cressler</i>	
RELIABILITY AND FAILURE ANALYSIS OF 100 NM ALGAN/GAN HEMTS UNDER DC AND RF STRESS .....	156
<i>M. Dammann, M. Baeumler, T. Kemmer, H. Konstanzer, P. Brückner, S. Krause, A. Graff, M. Simon-Najasek</i>	
RF RELIABILITY OF SOI-BASED POWER AMPLIFIER FETS FOR MMWAVE 5G APPLICATIONS.....	163
<i>P. Srinivasan, F. Guarin, S. Syed, J. A. S. Jerome, W. Liu, S. Jain, D. Lederer, S. Moss, P. Colestock, A. Bandyopadhyay, N. Cahoon, B. Min, M. Gall</i>	
LARGE SIGNAL RF RELIABILITY OF 45-NM RFSOI POWER AMPLIFIER CELL FOR WI- FI6 APPLICATIONS .....	169
<i>Aarti Rathi, P. Srinivasan, F. Guarin, Abhisek Dixit</i>	
SINGLE EVENT HARD ERROR DUE TO TERRESTRIAL RADIATION .....	175
<i>Jin-Woo Han, M. Meyyappan, Jungsik Kim</i>	
SCALING TRENDS IN THE SOFT ERROR RATE OF SRAMS FROM PLANAR TO 5-NM FINFET .....	181
<i>B. Narasimham, V. Chaudhary, M. Smith, L. Tsau, D. Ball, B. Bhuvu</i>	
SOFT-ERROR SUSCEPTIBILITY IN FLIP-FLOP IN EUV 7 NM BULK-FINFET TECHNOLOGY .....	186
<i>Taiki Uemura, Byungjin Chung, Jeongmin Jo, Mijoung Kim, Dalhee Lee, Gunrae Kim, Seungbae Lee, Taesjoong Song, Hwasung Rhee, Brandon Lee, Jaehee Choi</i>	
A STUDY ON SYSTEM LEVEL UFS M-PHY RELIABILITY MEASUREMENT METHOD USING RDVS .....	193
<i>Namhyuk Yang, Jinhwan Kim, Geongu Park, Chulhyuk Kwon, Seungtaek Lee, Sangwoo Pae, Hoosung Kim, Sangwon Hwang</i>	
RELIABILITY CHARACTERIZATION OF A FLEXIBLE INTERCONNECT FOR CRYOGENIC AND QUANTUM APPLICATIONS.....	200
<i>Emma R. Schmidgall, Flavio Griggio, George H. Thiel, Sherman E. Peek, Bhargav Yelamanchili, Archit Shah, Vaibhav Gupta, John A. Sellers, Michael C. Hamilton, David B. Tuckerman, Samuel D'Hollosy</i>	
CMOS RF RELIABILITY FOR 5G MMWAVE APPLICATIONS - CHALLENGES AND OPPORTUNITIES .....	207
<i>P. Srinivasan, F. Guarin</i>	
GUIDELINES FOR SPACE QUALIFICATION OF GAN HEMTS AND MMICS .....	214
<i>John Scarpulla</i>	
ON THE IMPACT OF BUFFER AND GAN-CHANNEL THICKNESS ON CURRENT DISPERSION FOR GAN-ON-SI RF/MMWAVE DEVICES .....	225
<i>V. Putcha, L. Cheng, A. Alian, M. Zhao, H. Lu, B. Parvais, N. Waldron, D. Linten, N. Collaert</i>	
ROLE OF THE ALGAN CAP LAYER ON THE TRAPPING BEHAVIOUR OF N-POLAR GAN MISHEMTS .....	233
<i>F. Chiochetta, C. Calascione, C. De Santi, C. Sharma, F. Rampazzo, X. Zheng, B. Romanczyk, M. Guidry, H. Li, S. Keller, U. K. Mishra, G. Meneghesso, M. Meneghini, E. Zanoni</i>	

BACK END OF LINE OPPORTUNITIES AND RELIABILITY CHALLENGES FOR FUTURE TECHNOLOGY NODES .....	235
<i>Mauro J. Kobrinsky, Rahim Kasim</i>	
RELIABILITY OF A DME RU SEMIDAMASCENE SCHEME WITH 16 NM WIDE AIRGAPS.....	237
<i>A. Lesniewska, O. Varela Pedreira, M. Lofrano, G. Murdoch, M. Van Der Veen, A. Dangol, N. Horiguchi, Zs. Tokei, K. Croes</i>	
ELECTROMIGRATION LIMITS OF COPPER NANO-INTERCONNECTS.....	243
<i>Houman Zahedmaesh, Olalla Varela Pedreira, Zsolt Tokei, Kristof Croes</i>	
INTRINSIC RELIABILITY OF BEOL INTERLAYER DIELECTRIC .....	249
<i>J. Palmer, G. W. Zhang, J. R. Weber, Che-Yun Lin, C Perini, R. Kasim</i>	
STRATEGY TO CHARACTERIZE ELECTROMIGRATION SHORT LENGTH EFFECTS IN CU/LOW-K INTERCONNECTS .....	251
<i>Z. Zhang, M. Kraatz, M. Hauschildt, S. Choi, A. Clausner, E. Zschech, M. Gall</i>	
PRODUCT LIFETIME ESTIMATION IN 7NM WITH LARGE DATA OF FAILURE RATE AND SI-BASED THERMAL COUPLING MODEL .....	256
<i>Jae-Gyung Ahn, Rhessa Nathanael, I-Ru Chen, Ping-Chin Yeh, Jonathan Chang</i>	
CONSIDERATIONS IN HIGH VOLTAGE LATERAL ESD PNP DESIGN .....	262
<i>Milan Shah, Yujie Zhou, David Lafonteese, Elyse Rosenbaum</i>	
COMPACT MODEL OF ESD DIODE SUITABLE FOR SUBNANOSECOND SWITCHING TRANSIENTS.....	272
<i>Shudong Huang, Elyse Rosenbaum</i>	
CHALLENGES OF FLASH MEMORY FOR NEXT DECADE.....	279
<i>Kazunari Ishimaru</i>	
RELIABILITY OF MO AS WORD LINE METAL IN 3D NAND .....	284
<i>D. Tierno, K. Croes, A. Ajaykumar, S. Ramesh, G. Van Den Bosch, M. Rosmeulen</i>	
EFFECT OF HIGH TEMPERATURE ON RECOVERY OF HOT CARRIER DEGRADATION OF SCALED NMOSFETS IN DRAM .....	290
<i>D. Son, G.-J. Kim, J. Kim, N. Lee, K. Kim, S. Pae</i>	
MOISTURE DIFFUSION RATE IN AN ULTRA-LOW-K DIELECTRIC AND ITS EFFECT ON THE DIELECTRIC RELIABILITY .....	294
<i>N. Duan, V. Subramanian, E. Olthof, P. Eggenkamp, M. Van Soestbergen, R. Braspenning</i>	
SILICON LIFECYCLE MANAGEMENT (SLM) WITH IN-CHIP MONITORING.....	301
<i>Rajesh Kashyap</i>	
RELIABILITY AND VARIABILITY-AWARE DTCO FLOW: DEMONSTRATION OF PROJECTIONS TO N3 FINFET AND NANOSHEET TECHNOLOGIES.....	305
<i>G. Rzepa, M. Karner, O. Baumgartner, G. Strof, F. Schanovsky, F. Mitterbauer, C. Kernstock, H. W. Karner, P. Weckx, G. Hellings, D. Claes, Z. Wu, Y. Xiang, T. Chiarella, B. Parvais, J. Mitard, J. Franco, B. Kaczer, D. Linten, Z. Stanojevic</i>	
AN ALL BTI (N-PBTI, N-NBTI, P-PBTI, P-NBTI) ODOMETER BASED ON A DUAL POWER RAIL RING OSCILLATOR ARRAY .....	311
<i>Gyusung Park, Hanzhao Yu, Minsu Kim, Chris H. Kim</i>	

A BSIM-BASED PREDICTIVE HOT-CARRIER AGING COMPACT MODEL .....	316
<i>Y. Xiang, S. Tyaginov, M. Vandemaele, Z. Wu, J. Franco, E. Bury, B. Truijen, B. Parvais, D. Linten, B. Kaczer</i>	
OVERHEAD REDUCTION WITH OPTIMAL MARGINING USING A RELIABILITY AWARE DESIGN PARADIGM .....	325
<i>S. Mishra, P. Weckx, O. Zografos, J. Y. Lin, A. Spessot, F. Cathoor</i>	
BIAS TEMPERATURE INSTABILITY DEPENDING ON BODY BIAS THROUGH BURIED OXIDE (BOX) LAYER IN A 65 NM FULLY-DEPLETED SILICON-ON-INSULATOR PROCESS .....	332
<i>Ryo Kishida, Ikuo Suda, Kazutoshi Kobayashi</i>	
DIELECTRIC RELAXATION, AGING AND RECOVERY IN HIGH-K MIM CAPACITORS .....	338
<i>Konner E. K. Holden, Gavin D. R. Hall, Michael Cook, Chris Kendrick, Kaitlyn Pabst, Bruce Greenwood, Robin Daugherty, Jeff P. Gambino, Derryl D. J. Allman</i>	
A FAST DCIV TECHNIQUE FOR CHARACTERIZING THE GENERATION AND REPASSIVATION OF INTERFACE TRAPS UNDER DC/ AC NBTI STRESS/RECOVERY CONDITION IN SI P-FINFETS .....	348
<i>Longda Zhou, Zhaohao Zhang, Hong Yang, Zhigang Ji, Qianqian Liu, Qingzhu Zhang, Eddy Simoen, Huaxiang Yin, Jun Luo, Anyan Du, Chao Zhao, Wenwu Wang</i>	
TIME-EFFICIENT CHARACTERIZATION OF TIME-DEPENDENT GATE OXIDE BREAKDOWN USING TUNABLE RAMP VOLTAGE STRESS (TRVS) METHOD FOR AUTOMOTIVE APPLICATIONS .....	355
<i>S. C. Hung, S. C. Chen, P. S. Chien, Y. S. Cho, Y.-H. Lee, W. S. Hung</i>	
EVALUATION METHODOLOGY FOR ASSESSMENT OF DIELECTRIC DEGRADATION AND BREAKDOWN DYNAMICS USING TIME-DEPENDENT IMPEDANCE SPECTROSCOPY (TDIS) .....	361
<i>Tomohiro Kuyama, Keiichiro Urabe, Koji Eriguchi</i>	
RELIABILITY OF OPTOELECTRONIC MODULE AN INTRODUCTION .....	368
<i>John Osenbach</i>	
EXCELLENT RELIABILITY OF XTACKING™ BONDING INTERFACE .....	377
<i>Yan Ouyang, Suhui Yang, Dandan Yin, Xiang Huang, Zhiqiang Wang, Shengwei Yang, Kun Han, Zhongyi Xia</i>	
RELIABILITY OF WAFER-LEVEL ULTRA-THINNING DOWN TO 3 μM USING 20 NM-NODE DRAMS .....	383
<i>Zhwen Chen, Youngsuk Kim, Tadashi Fukuda, Koji Sakui, Takayuki Ohba, Tatsuji Kobayashi, Takashi Obara</i>	
CHIP TO PACKAGE INTERACTION RISK ASSESSMENT OF FCBGA DEVICES USING FEA SIMULATION, META-MODELING AND MULTI-OBJECTIVE GENETIC ALGORITHM OPTIMIZATION TECHNIQUE .....	389
<i>Moon Soo Lee, Inhak Baick, Min Kim, Seo Hyun Kwon, Myeong Soo Yeo, Hwasung Rhee, Euncheol Lee</i>	
CHARGE PUMPING SOURCE-DRAIN CURRENT FOR GATE OXIDE INTERFACE TRAP DENSITY IN MOSFETS AND LDMOS .....	395
<i>Jifa Hao, Yuhang Sun, Amartya Ghosh</i>	

QUANTIFYING REGION-SPECIFIC HOT CARRIER DEGRADATION IN LDMOS TRANSISTORS USING A NOVEL CHARGE PUMPING TECHNIQUE.....	399
<i>Bikram Kishore Mahajan, Yen-Pu Chen, Dhanoop Varghese, Vijay Reddy, Srikanth Krishnan, Muhammad Ashraful Alam</i>	
NANOSECOND-SCALE AND SELF-HEATING FREE CHARACTERIZATION OF ADVANCED CMOS TRANSISTORS UTILIZING WAVE REFLECTION.....	405
<i>Wei Liu, Yaru Ding, Liang Zhao, Yi Zhao</i>	
MACHINE LEARNING ON TRANSISTOR AGING DATA: TEST TIME REDUCTION AND MODELING FOR NOVEL DEVICES.....	410
<i>Neel Chatterjee, John Ortega, Inanc Meric, Peng Xiao, Ilan Tsameret</i>	
CV STRETCH-OUT CORRECTION AFTER BIAS TEMPERATURE STRESS: WORK-FUNCTION DEPENDENCE OF DONOR-/ACCEPTOR-LIKE TRAPS, FIXED CHARGES, AND FAST STATES.....	419
<i>T. Grasser, B. O'Sullivan, B. Kaczer, J. Franco, B. Stampfer, M. Waltl</i>	
PHYSICS-BASED DEVICE AGING MODELLING FRAMEWORK FOR ACCURATE CIRCUIT RELIABILITY ASSESSMENT.....	425
<i>Zhicheng Wu, Jacopo Franco, Brecht Truijien, Philippe Roussel, Stanislav Tyaginov, Michiel Vandemaele, Erik Bury, Guido Groeseneken, Dimitri Linten, Ben Kaczer</i>	
TIME DEPENDENT VARIABILITY IN ADVANCED FINFET TECHNOLOGY FOR END-OF-LIFETIME RELIABILITY PREDICTION .....	431
<i>Hai Jiang, Jinju Kim, Kihyun Choi, Hyewon Shim, Hyunchul Sagong, Junekyun Park, Hwasung Rhee, Euncheol Lee</i>	
ANALYSIS OF SHEET DIMENSION (W, L) DEPENDENCE OF NBTI IN GAA-SNS FETS.....	437
<i>Nilotpai Choudhury, Tarun Samadder, Ravi Tiwari, Huimei Zhou, Richard G. Southwick, Miaomiao Wang, Souvik Mahapatra</i>	
THE PROPERTIES, EFFECT AND EXTRACTION OF LOCALIZED DEFECT PROFILES FROM DEGRADED FET CHARACTERISTICS.....	445
<i>Michiel Vandemaele, Ben Kaczer, Stanislav Tyaginov, Jacopo Franco, Robin Degraeve, Adrian Chasin, Zhicheng Wu, Erik Bury, Yang Xiang, Hans Mertens, Guido Groeseneken</i>	
RELIABILITY OF STT-MRAM FOR VARIOUS EMBEDDED APPLICATIONS.....	452
<i>S. H. Han, J. H. Lee, K. S. Suh, K. T. Nam, D. E. Jeong, S. C. Oh, S. H. Hwang, Y. Ji, K. Lee, K. Lee, Y. J. Song, Y. G. Hong, G. T. Jeong</i>	
CHALLENGES TOWARD LOW-POWER SOT-MRAM.....	457
<i>Shy-Jay Lin, Yen-Lin Huang, Mingyaun Song, Chien-Ming Lee, Fen Xue, Guan-Long Chen, Shan-Yi Yang, Yao-Jen Chang, I-Jung Wang, Yu-Chen Hsin, Yi-Hui Su, Jeng-Hua Wei, Chi-Feng Pai, Shan X. Wang, Carlos H. Diaz</i>	
EDGE-INDUCED RELIABILITY & PERFORMANCE DEGRADATION IN STT-MRAM: AN ETCH ENGINEERING SOLUTION.....	464
<i>Simon Van Beek, Siddharth Rao, Shreya Kundu, Woojin Kim, Barry J. O'Sullivan, Stefan Cosemans, Farukh Yasin, Robert Carpenter, Sebastien Couet, Shamin H. Sharifi, Nico Jossart, Davide Crotti, Gouri Kar</i>	
VARIABILITY SOURCES AND RELIABILITY OF 3D — FEFETS .....	469
<i>Milan Pešić, Bastien Beltrando, Andrea Padovani, Shruba Gangopadhyay, Muthukumar Kaliappan, Michael Haverty, Marco A. Villena, Enrico Piccinini, Matteo Bertocchi, Tony Chiang, Luca Larcher, Jack Strand, Alexander L. Shluger</i>	



IS THERE A PERFECT SIC MOSFETS DEVICE ON AN IMPERFECT CRYSTAL? .....	476
<i>T. Neyer, M. Domeij, H. Das, S. Sunkari</i>	
CORRELATION BETWEEN MOSFETS BREAKDOWN AND 4H-SIC EPITAXIAL DEFECTS .....	482
<i>P. Fiorenza, S. Adamo, M. S. Alessandrino, C. Bottari, B. Carbone, C. Di Martino, A. Russo, M. Saggio, C. Venuto, E. Vitanza, E. Zanetti, F. Giannazzo, F. Roccaforte</i>	
A STRAIGHTFORWARD ELECTRICAL METHOD TO DETERMINE SCREENING CAPABILITY OF GOX EXTRINSICS IN ARBITRARY, COMMERCIALY AVAILABLE SIC MOSFETS .....	488
<i>Judith Berens, Thomas Aichinger</i>	
CHARACTERIZATION OF EARLY BREAKDOWN OF SIC MOSFET GATE OXIDE BY VOLTAGE RAMP TESTS .....	493
<i>Yongju Zheng, Rahul Potera, Tony Witt</i>	
SPACE RADIATION EFFECTS ON SIC POWER DEVICE RELIABILITY .....	498
<i>Jean-Marie Lauenstein, Megan C. Casey, Ray L. Ladbury, Hak S. Kim, Anthony M. Phan, Alyson D. Topper</i>	
A NEW TEST PROCEDURE TO REALISTICALLY ESTIMATE END-OF-LIFE ELECTRICAL PARAMETER STABILITY OF SIC MOSFETS IN SWITCHING OPERATION .....	506
<i>P. Salmen, M. W. Feil, K. Waschneck, H. Reisinger, G. Rescher, T. Aichinger</i>	
INVESTIGATION OF GATE LEAKAGE CURRENT BEHAVIOR FOR COMMERCIAL 1.2 KV 4H-SIC POWER MOSFETS .....	513
<i>Shengnan Zhu, Tianshi Liu, Marvin H. White, Anant K. Agarwal, Arash Salemi, David Sheridan</i>	
RELIABILITY ASPECTS OF FERROELECTRIC HAFNIUM OXIDE FOR APPLICATION IN NON-VOLATILE MEMORIES .....	520
<i>Halid Mulaosmanovic, Patrick D. Lomenzo, Uwe Schroeder, Stefan Slesazek, Thomas Mikolajick, Benjamin Max</i>	
ULTRATHIN FERROELECTRICITY AND ITS APPLICATION IN ADVANCED LOGIC AND MEMORY DEVICES .....	526
<i>Sayeef Salahuddin</i>	
ELUCIDATING 1S1R OPERATION TO REDUCE THE READ VOLTAGE MARGIN VARIABILITY BY STACK AND PROGRAMMING CONDITIONS OPTIMIZATION .....	530
<i>J. Minguet Lopez, L. Hudeley, L. Grenouillet, D. Alfaro Robayo, J. Sandrini, G. Navarro, M. Bernard, C. Carabasse, D. Deleruyelle, N. Castellani, M. Bocquet, J. M. Portal, E. Nowak, G. Molas</i>	
COMPOSITION SEGREGATION OF GE-RICH GST AND ITS EFFECT ON RELIABILITY .....	536
<i>Yung-Huei Lee, P. J. Liao, Vincent Hou, Dawei Heh, Chih-Hung Nien, Wen-Hsien Kuo, Gary T. Chen, Shao-Ming Yu, Yu-Sheng Chen, Jau-Yi Wu, Xinyu Bao, Carlos H. Diaz</i>	
A RELIABLE TRIPLE-LEVEL OPERATION OF RESISTIVE-GATE FLASH FEATURING FORMING-FREE AND HIGH IMMUNITY TO SNEAK PATH .....	542
<i>W. Y. Yang, E. R. Hsieh, C. H. Cheng, B. Y. Chen, K. S. Li, Steve S. Chung</i>	
MONITORING SETUP AND HOLD TIMING LIMITS .....	548
<i>F. Cacho, L. Angbel, X. Federspiel</i>	
AGING OF CURRENT DACS AND ITS IMPACT IN EQUALIZER CIRCUITS .....	554
<i>Tonmoy Dhar, Jitesh Poojary, Ramesh Harjani, Sachin S. Sapatnekar</i>	

BTI ARBITRARY STRESS PATTERNS CHARACTERIZATION & MACHINE-LEARNING OPTIMIZED CET MAPS SIMULATIONS .....	560
<i>L. Gerrer, J. Cluzel, F. Gaillard, X. Garros, X. Federspiel, F. Cacho, D. Roy, E. Vincent</i>	
MUSHROOM-TYPE PHASE CHANGE MEMORY WITH PROJECTION LINER: AN ARRAY- LEVEL DEMONSTRATION OF CONDUCTANCE DRIFT AND NOISE MITIGATION.....	565
<i>R. L. Bruce, S. Ghazi Sarwat, I. Boybat, C.-W. Cheng, W. Kim, S. R. Nandakumar, C. Mackin, T. Philip, Z. Liu, K. Brew, N. Gong, I. Ok, P. Adusumilli, K. Spoon, S. Ambrogio, B. Kersting, T. Bohnstingl, M. Le Gallo, A. Simon, N. Li, I. Saraf, J.-P. Han, L. Gignac, J. M. Papalia, T. Yamashita, N. Saulnier, G. W. Burr, H. Tsai, A. Sebastian, V. Narayanan, M. Brightsky</i>	
MODELING AND SPECTROSCOPY OF OVONIC THRESHOLD SWITCHING DEFECTS .....	571
<i>R. Degraeve, T. Ravsher, S. Kabuyanagi, A. Fantini, S. Clima, D. Garbin, G. S. Kar</i>	
IMPACT OF MECHANICAL STRAIN ON WAKEUP OF HFO <sub>2</sub> FERROELECTRIC MEMORY.....	576
<i>A. Kruv, S. R. C. McMitchell, S. Clima, O. O. Okudur, N. Ronchi, G. Van Den Bosch, M. Gonzalez, I. De Wolf, J. Van Houdt</i>	
MULTILEVEL PROGRAMMING RELIABILITY IN SI-DOPED GESBTE FOR STORAGE CLASS MEMORY.....	582
<i>G. Lama, M. Bernard, N. Bernier, G. Bourgeois, E. Nolot, N. Castellani, J. Garrione, M. C. Cyrille, G. Navarro, E. Nowak</i>	
IMPACT OF MULTILEVEL RETENTION CHARACTERISTICS ON RRAM BASED DNN INFERENCE ENGINE .....	588
<i>Wonbo Shim, Jian Meng, Xiaochen Peng, Jae-Sun Seo, Shimeng Yu</i>	
STUDY ON THE GUARD RINGS FOR LATCHUP PREVENTION BETWEEN HV-PMOS AND LV-PMOS IN A 0.15- $\mu$ M BCD PROCESS .....	592
<i>Chao-Yang Chen, Jian-Hsing Lee, Karuna Nidhi, Tzer-Yaa Bin, Geeng-Lih Lin, Ming-Dou Ker</i>	
DESIGN OPTIMIZATION OF MV-NMOS TO IMPROVE HOLDING VOLTAGE OF A 28NM CMOS TECHNOLOGY ESD POWER CLAMP .....	596
<i>Sagar P Karalkar, Vishal Ganesan, Milova Paul, Kyongjin Hwang, Robert Gauthier</i>	
A NOVEL HIGH VOLTAGE DRAIN EXTENDED FINFET SCR FOR SOC APPLICATIONS.....	601
<i>M Monishmurali, Mayank Shrivastava</i>	
PECULIAR CURRENT INSTABILITIES & FAILURE MECHANISM IN VERTICALLY STACKED NANOSHEET GGN-FET.....	605
<i>M Monishmurali, Mayank Shrivastava</i>	
CHARACTERIZATION OF NMOS-BASED ESD PROTECTION FOR WIDE-RANGE PULSE IMMUNITY .....	610
<i>Yasuyuki Morishita, Satoshi Maeda</i>	
ESTIMATION OF OXIDE BREAKDOWN VOLTAGE DURING A CDM EVENT USING VERY FAST TRANSMISSION LINE PULSE AND TRANSMISSION LINE PULSE MEASUREMENTS .....	614
<i>Chloe Troussier, Johan Bourgeat, Blaise Jacquier, Emmanuel Simeu, Jean-Daniel Arnould</i>	
INVESTIGATION OF THE FAILURE MECHANISM OF INGAAS-PHEMT UNDER HIGH TEMPERATURE OPERATING LIFE TESTS .....	619
<i>Yasunori Tatenno, Ken Nakata, Akio Oya, Keita Matsuda, Yoshihide Komatsu, Shinichi Osada, Masafumi Hirata, Shigeyuki Ishiyama, Toshiki Yoda, Atsushi Nitta, Tomio Sato</i>	

TIME SERIES MODELING OF THE CYCLE-TO-CYCLE VARIABILITY IN H-BN BASED MEMRISTORS .....	623
<i>J. B. Roldán, D. Maldonado, F. J. Alonso, A. M. Roldán, F. Hui, Y. Shi, F. Jiménez-Molinos, A. M. Aguilera, M. Lanza</i>	
RUNTIME VARIABILITY MONITOR FOR DATA RETENTION CHARACTERISTICS OF COMMERCIAL NAND FLASH MEMORY .....	628
<i>Matchima Buddhanoy, Sadman Sakib, Biswajit Ray</i>	
THE CHARACTERIZATION OF DEGRADATION ON VARIOUS SION PMOSFET TRANSISTORS UNDER AC/DC NBTI STRESS .....	633
<i>Gang-Jun Kim, Moonjee Yoon, Sunghwan Kim, Myeongkyu Eo, Shinhyung Kim, Taehun You, Namhyun Lee, Kijin Kim, Sangwoo Pae</i>	
A THEORETICAL FRAMEWORK FOR TRAP GENERATION AND PASSIVATION IN NAND FLASH TUNNEL OXIDE DURING DISTRIBUTED CYCLING AND RETENTION BAKE .....	637
<i>Tarun Samadder, Satyam Kumar, Karansingh Thakor, Souvik Mahapatra</i>	
EFFICIENT DATA RECOVERY TECHNIQUE FOR 3D TLC NAND FLASH MEMORY BASED ON WL INTERFERENCE .....	643
<i>Liu Yang, Qi Wang, Qianhui Li, Xiaolei Yu, Jing He, Zongliang Huo</i>	
AN EFFICIENT METHODOLOGY TO EVALUATE BEOL AND MOL TDDDB IN ADVANCED NODES .....	648
<i>S. Jose, C. Yin, Y. Chen, C. M. Hong, M. D. Shroff, X. L. Zhao, F. Zhang</i>	
ASSESSING SICR RESISTOR DRIFT FOR AUTOMOTIVE ANALOG ICS .....	652
<i>K. A. Stewart, K. Kimura, M. Ring, K. Noldus, P. Hulse, R. C. Jerome, A. Hasegawa, J. P. Gambino, D. T. Price</i>	
MITIGATING SWITCHING VARIABILITY IN CARBON NANOTUBE MEMRISTORS .....	656
<i>J. Farmer, W. Whitehead, A. Hall, D. Veksler, G. Bersuker, D. Gao, Al-Moatasem El-Sayed, T. Durrant, A. Shluger, T. Rueckes, L. Cleveland, H. Luan, R. Sen</i>	
ROBUST RRAM-BASED IN-MEMORY COMPUTING IN LIGHT OF MODEL STABILITY .....	660
<i>Gokul Krishnan, Jingbo Sun, Jubin Hazra, Xiaocong Du, Maximilian Liehr, Zheng Li, Karsten Beckmann, Rajiv V. Joshi, Nathaniel C. Cady, Yu Cao</i>	
MECHANISMS OF CONTACT FORMATION AND ELECTROMIGRATION RELIABILITY IN WIREBOND PACKAGES .....	665
<i>A. T. Osmanson, M. Tajedini, Y. R. Kim, H. Madanipour, C. Kim, B. Glasscock, M. Khan</i>	
BACK GATE BIAS EFFECT AND LAYOUT DEPENDENCE ON RANDOM TELEGRAPH NOISE IN FDSOI TECHNOLOGIES .....	671
<i>P. Srinivasan, D. Song, D. Rose, M. Lacroix, A. Dasgupta</i>	
SIMULATION STUDY OF THE ORIGIN OF GE HIGH SPEED PHOTODETECTOR DEGRADATION .....	675
<i>B. Arunachalam, J.-E. Broquin, Q. Rafhay, D. Roy, A. Kaminski</i>	
UNIVERSAL IMPACTS OF LOCAL ELECTRIC FIELDS ON THE PROJECTED DIELECTRIC LIFETIME .....	679
<i>Lieyi Sheng, Ihsiu Ho</i>	

STUDY OF THE MICROSTRUCTURE AND THE MECHANICAL PROPERTIES OF PB-2.5AG-2SN SOLDER JOINT .....	685
<i>K. Kariya, A. Yumiba, M. Ukita, T. Ikeda, M. Koganemaru, N. Masago</i>	
CUSTOMIZED PARALLEL RELIABILITY TESTING PLATFORM WITH MULTIFOLD THROUGHPUT ENHANCEMENT FOR INTEL STRESSING TESTS .....	689
<i>P. Xiao, H. Hadziosmanovic, M. Klessens, R. Jiang, J. Ortega, D. Schroeder, J. Palmer, I. Tsameret</i>	
ANALYSIS OF THE INTERACTIONS OF HCD UNDER “ON” AND “OFF” STATE MODES FOR 28NM FDSOI AC RF MODELLING .....	693
<i>T. Garba-Seybou, X. Federspiel, A. Bravaix, F. Cacho</i>	
A DEFECT CHARACTERIZATION TECHNIQUE FOR THE SIDEWALL SURFACE OF NANO-RIDGE AND NANOWIRE BASED LOGIC AND RF TECHNOLOGIES .....	698
<i>A. Vais, B. Hsu, O. Syschchyk, H. Yu, A. Alian, Y. Mols, K. V. Kodandarama, B. Kunert, N. Waldron, E. Simoen, N. Collaert</i>	
EFFECTS OF TEMPERATURE AND SUPPLY VOLTAGE ON SOFT ERRORS FOR 7-NM BULK FINFET TECHNOLOGY .....	703
<i>A. Feeley, Y. Xiong, B. L. Bhuvu, B. Narasimham, S.-J. Wen, R. Fung</i>	
FREQUENCY, LET, AND SUPPLY VOLTAGE DEPENDENCE OF LOGIC SOFT ERRORS AT THE 7-NM NODE .....	708
<i>Y. Xiong, A. Feeley, L. W. Massengill, B. L. Bhuvu, S.-J. Wen, R. Fung</i>	
GATE DRIVER PROTECTION METHODS FOR SIC MOSFET SHORT CIRCUIT TESTING .....	713
<i>Jairo Nevarez, Anthony Olmedo, Rachel Williams, Polina Pechnikova</i>	
METHODOLOGY TO IMPROVE SAFETY CRITICAL SOC BASED PLATFORM: A CASE STUDY .....	717
<i>Ooi Michael, Loo Tung Lun, Koay Eng Keong</i>	
COMPARATIVE STUDY ON THE ENERGY DISTRIBUTION OF DEFECTS UNDER HCD AND NBTI IN SHORT CHANNEL P-FINFETS .....	721
<i>Hao Chang, Longda Zhou, Hong Yang, Zhigang Ji, Qianqian Liu, Eddy Simoen, Huaxiang Yin, Wenwu Wang</i>	
TRAPS BASED RELIABILITY BARRIER ON PERFORMANCE AND REVEALING EARLY AGEING IN NEGATIVE CAPACITANCE FET .....	726
<i>Aniket Gupta, Govind Bajpai, Priyanshi Singhal, Navjeet Bagga, Om Prakash, Shashank Banchhor, Hussam Amrouch, Nitanshu Chauhan</i>	
HCI TEMPERATURE SENSE EFFECT FROM 180NM TO 28NM NODES .....	732
<i>X. Federspiel, A. Camara, A. Michard, C. Diouf, F. Cacho</i>	
IMPACTS OF DEPTH AND LATERAL PROFILES OF FLUORINE ATOMS IN GATE OXIDE FILMS ON RELIABILITY .....	737
<i>Shuntaro Fujii, Shohei Hamada, Tatsushi Yagi, Isao Maru, Shogo Katsuki, Toshiro Sakamoto, Atsushi Okamoto, Soichi Morita, Tsutomu Miyazaki</i>	
STOCHASTIC AND DETERMINISTIC MODELING FRAMEWORKS FOR TIME KINETICS OF GATE INSULATOR TRAPS DURING AND AFTER HOT CARRIER STRESS IN MOSFETS .....	742
<i>Satyam Kumar, Tarun Samadder, Karansingh Thakor, Uma Sharma, Souvik Mahapatra</i>	

COMPARISON OF ANALOG AND NOISE PERFORMANCE BETWEEN BURIED CHANNEL VERSUS SURFACE DEVICES IN HKMG I/O DEVICES.....	747
<i>L. Pirro, A. Jayakumar, O. Zimmerhackl, D. Lipp, R. Illgen, A. Muehlhoff, R. Pfuetzner, A. Zaka, M. Otto, J. Hoentschel, Y. Raffel, K. Seidel, R. Olivo</i>	
AGING MODELS FOR N- AND P-TYPE LDMOS COVERING LOW, MEDIUM AND HIGH V <sub>GS</sub> OPERATION.....	751
<i>Guido T. Sasse, Vignesh Subramanian, Ljubo Radic</i>	
“PINCH TO DETECT”: A METHOD TO INCREASE THE NUMBER OF DETECTABLE RTN TRAPS IN NANO-SCALE MOSFETS.....	757
<i>Angeliki Tataridou, Gérard Ghibaudo, Christoforos Theodorou</i>	
RELIABILITY-CONSCIOUS MOSFET COMPACT MODELING WITH FOCUS ON THE DEFECT-SCREENING EFFECT OF HOT-CARRIER INJECTION.....	762
<i>Pratik B. Vyas, Ninad Pimparkar, Robert Tu, Wafa Arfaoui, Germain Bossu, Mahesh Siddabathula, Steffen Lehmann, Jung-Suk Goo, Ali B. Icel</i>	
ON-STATE RELIABILITY OF GAN-ON-SI SCHOTTKY BARRIER DIODES: Si <sub>3</sub> N <sub>4</sub> VS. AL <sub>2</sub> O <sub>3</sub> /SiO <sub>2</sub> GET DIELECTRIC.....	766
<i>Eliana Acurio, Lionel Trojman, Brice De Jaeger, Benoit Bakeroot, Stefaan Decoutere</i>	
ROBUSTNESS OF GAN GATE INJECTION TRANSISTORS UNDER REPETITIVE SURGE ENERGY AND OVERVOLTAGE.....	772
<i>Joseph P. Kozak, Qihao Song, Ruizhe Zhang, Jingcun Liu, Yuhao Zhang</i>	
STUDY ON AVALANCHE UNIFORMITY IN 1.2KV GAN VERTICAL PIN DIODE WITH BEVEL EDGE-TERMINATION.....	777
<i>Ke Zeng, Srabanti Chowdhury, Brendan Gunning, Robert Kaplar, Travis Anderson</i>	
INVESTIGATION ON V <sub>TH</sub> AND R <sub>ON</sub> SLOW/FAST DRIFTS IN SIC MOSFETS.....	781
<i>M. Cioni, A. Bertacchini, A. Mucci, G. Verzellesi, P. Pavan, A. Chini</i>	
ADVANCING STATIC PERFORMANCE AND RUGGEDNESS OF 600 V SIC MOSFETS: EXPERIMENTAL ANALYSIS AND SIMULATION STUDY.....	786
<i>Dongyoung Kim, Nick Yun, Woongje Sung</i>	
EFFECT OF INTERFACE AND BULK CHARGES ON THE BREAKDOWN OF NITRIDED GATE OXIDE ON 4H-SIC.....	790
<i>B. Mazza, S. Patane, F. Cordiano, M. Giliberto, G. Renna, A. Severino, E. Zanetti, M. Boscaglia, G. Franco</i>	
INVESTIGATION OF THE BIPOLAR DEGRADATION OF SIC MOSFET BODY DIODES AND THE INFLUENCE OF CURRENT DENSITY.....	794
<i>S. Palanisamy, T. Basler, J. Lutz, C. Künzel, L. Wehrhahn-Kilian, R. Elpelt</i>	
ACCURACY OF THERMAL ANALYSIS FOR SIC POWER DEVICES.....	800
<i>S. Race, T. Ziemann, S. Tiwari, I. Kovacevic-Badstuebner, U. Grossner</i>	

## Author Index