

2020 IEEE/ACM International Conference on Computer Aided Design (ICCAD 2020)

**Virtual Conference
2 – 5 November 2020**

Pages 1-674



**IEEE Catalog Number: CFP20CAD-POD
ISBN: 978-1-6654-2324-3**

**Copyright © 2020, Association for Computing Machinery (ACM)
All Rights Reserved**

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP20CAD-POD
ISBN (Print-On-Demand):	978-1-6654-2324-3
ISBN (Online):	978-1-4503-8026-3
ISSN:	1933-7760

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2020 IEEE/ACM International Conference on
Computer-Aided Design (ICCAD)
Proceeding Table of Contents

- 1A.1** - COALA: Concurrently Assigning Wire Segments to Layers for 2D Global Routing.....1
Yun-Jhe Jiang, Shao-Yun Fang
- 1A.2** - Routability-Driven Pin-Access Optimization for Monolithic 3D IC Designs.....9
Run-Yi Wang, Yao-Wen Chang
- 1A.3** - Coupling Extraction and Optimization for Heterogeneous 2.5D Chiplet-Package Co-Design.....15
MD Arafat Kabir, Dusan Petranovic, Yarui Peng
- 1A.4** - Pin-3D: A Physical Synthesis and Post-Layout Optimization Flow for Heterogeneous Monolithic 3D ICs.....23
Sai Surya Kiran Pentapati, Kyungwook Chang, Vassilios Gerousis, Rwik Sengupta, Sung Kyu Lim
- 1B.1** - Electromigration Checking Using a Stochastic Effective Current Model.....32
Adam Issa, Valeriy Sukharev, Farid N Najm
- 1B.2** - Electromigration Immortality Check considering Joule Heating Effect for Multisegment Wires.....40
Mohammadmir Kavousi, Liang Chen, Sheldon X Tan
- 1B.3** - A Non-Gaussian Adaptive Importance Sampling Method for High-Dimensional and Multi-Failure-Region Yield Analysis.....48
Xiao Shi, Hao Yan, chuwen li, Jianli Chen, Longxing Shi, Lei He
- 1C.1** - A Crowd-Based Explosive Detection System with Two-Level Feedback Sensor Calibration.....56
Chengmo Yang, Patrick T Cronin, Agamyrat Agambayev, Sule Ozev, Ahmet E Cetin, Alex Orailoglu
- 1C.2** - IoT-CAD: Context-Aware Adaptive Anomaly Detection in IoT Systems Through Sensor Association.....65
Rozhin Yasaei, Felix Hernandez, Mohammad Abdullah Al Faruque
- 1C.3** - ABACUS: Address-partitioned Bloom filter on Address Checking for Uniqueness in IoT Blockchain.....74
Tianyu Wang, Wenbin Zhu, Qun Ma, Zhaoyan Shen, Zili Shao
- 1C.4** - CLEANN: Accelerated Trojan Shield for Embedded Neural Networks.....81
Mojan Javaheripi, Mohammad Samragh, Gregory Fields, Tara Javidi, Farinaz Koushanfar
- 1D.1** - Re-examining VLSI Manufacturing and Yield through the Lens of Deep Learning.....90
Mohamed Mohamed Baker Alawieh, Wei Ye, David Z Pan
- 1D.2** - Fast IR Drop Estimation with Machine Learning.....98
Zhiyao Xie, Hai Li, Xiaoqing Xu, Jiang Hu, Yiran Chen
- 1D.3** - Full-Chip Thermal Map Estimation for Commercial Multi-Core CPUs with Generative Adversarial Learning.....106
Wentian Jin, Sheriff Sadiqbatcha, Jinwei Zhang, Sheldon Tan

2020 IEEE/ACM International Conference on
Computer-Aided Design (ICCAD)
Proceeding Table of Contents

- 1D.4** - Modeling Emerging Technologies using Machine Learning: Challenges and Opportunities.....115
Florian Klemme , Jannik Prinz, Victor van Santen, Joerg Henkel, Hussam Amrouch
- 2A.1** - Hotspot Detection via Attention-based Deep Layout Metric Learning.....124
Hao Geng, Haoyu Yang, Lu Zhang, Jin Miao, Fan Yang, Xuan Zeng, Bei Yu
- 2A.2** - PROS: A Plug-in for Routability Optimization applied in the State-of-the-art commercial EDA tool using deep learning.....132
Jingsong Chen, Jian Kuang, Guowei Zhao, Dennis J.-H. Huang, Evangeline F.Y. Young
- 2A.3** - Toward Silicon-Proven Detailed Routing for Analog and Mixed-Signal Circuits.....140
Hao Chen, Keren Zhu, Mingjie Liu, Xiyuan Tang, Nan Sun, David Z. Pan
- 2B.1** - DAMO: Deep Agile Mask Optimization for Full Chip Scale.....148
Guojin Chen, Wanli Chen, Yuzhe Ma, Haoyu Yang, Bei Yu
- 2B.2** - Neural-ILT: Migrating ILT to Neural Networks for Mask Printability and Complexity Co-optimization.....157
Bentian Jiang, Lixin Liu, Yuzhe Ma, Hang Zhang, Bei Yu, Evangeline F.Y. Young
- 2B.3** - Guiding Template Design for Lamellar DSA with Multiple Patterning and Self-Aligned Via Process.....166
An-Jie Shih, Shao-Yun Fang, Yi-Yu Liu
- 2C.1** - Energy-Efficient Control Adaptation with Safety Guarantees for Learning-Enabled Cyber-Physical Systems.....172
Yixuan Wang, Chao Huang, Qi Zhu
- 2C.2** - SETGAN: Scale and Energy Trade-off GANs for Image Applications on Mobile Platforms.....181
Nitthilan Kannappan Jayakodi, Jana Doppa, Partha Pratim Pande
- 2C.3** - The Safe and Effective Application of Probabilistic Techniques in Safety-Critical Systems.....190
Kunal Agrawal, Sanjoy Baruah, Zhishan Guo, Jing Li
- 2C.4** - Accelerating 3D Vertical Resistive Memories with Opportunistic Write Latency Reduction.....199
Wen Wen, Youtao Zhang, Jun Yang
- 2D.2** - Challenges for Building a Cloud Native Scalable and Trustable Multi-tenant AIoT Platform.....207
Jinjun Xiong, Huamin Chen
- 3A.1** - THRIFTY: Training with Hyperdimensional Computing across Flash Hierarchy.....215
Saransh Gupta, Justin L Morris, Mohsen Imani, Ranganathan Ramkumar, Jeffrey Yu, Aniket Tiwari, Baris Aksanli, Tajana Rosing
- 3A.2** - NEST: DIMM based Near-Data-Processing Accelerator for K-mer Counting.....224
Wenqin Huangfu, Krishna T Malladi, Shuangchen Li, Peng Gu, Yuan Xie

2020 IEEE/ACM International Conference on
Computer-Aided Design (ICCAD)
Proceeding Table of Contents

- 3A.3** - PathDriver: A Path-Driven Architectural Synthesis Flow for Continuous-Flow Microfluidic Biochips.....233
Xing Huang, Youlin Pan, Li Zhang, Bing Li, Wenzhong Guo, Tsung-Yi Ho, Ulf Schlichtmann
- 3A.4** - Detection through Deep Neural Networks: A Reservoir Computing Approach for MIMO-OFDM Symbol Detection.....241
Kangjun Bai, Lingjia Liu, Zhou Zhou, Yang (Cindy) Yi
- 3B.1** - Aadam: A Fast, Accurate, and Versatile Aging-Aware Cell Library Delay Model using Feed-Forward Neural Network.....248
Seyed Milad Ebrahimipour, Behnam Ghavami, Hamid Mousavi, Mohsen Raji, Zhenman Fang, Lesley Shannon
- 3B.2** - Layout Pattern Generation and Legalization with Generative Learning Models.....257
Xiaopeng Zhang, James Shiely, Evangeline F.Y. Young
- 3B.3** - An Algorithm for Rule-based Layout Pattern Matching.....266
Sheng-Hao Wang, Yen-Jong Chen, Ting-Chi Wang, Oscar Chen
- 3C.1** - RIMI: Instruction-level Memory Isolation for Embedded Systems on RISC-V.....274
Haeyoung Kim, Jinjae Lee, Derry Pratama, Asep Muhamad Awaludin, Howon Kim, Donghyun Kwon
- 3C.2** - Efficient Hardware/Software Co-Design for Post-Quantum Crypto Algorithm SIKE on ARM and RISC-V based Microcontrollers.....283
Debapriya Basu Roy, Tim Fritzmman, Georg Sigl
- 3C.3** - Hybrid-Shield: Accurate and Efficient Cross-Layer Countermeasure for Run-Time Detection and Mitigation of Cache-Based Side-Channel Attacks.....292
Han Wang, Hossein Sayadi, Avesta Sasan, Setareh Rafatirad, Houman Homayoun
- 3C.4** - Concurrent Weight Encoding-based Detection for Bit-Flip Attack on Neural Network Accelerators.....301
Qi Liu, Wujie Wen, Yanzhi Wang
- 3D.1** - Personalized Deep Learning for Ventricular Arrhythmias Detection on Medical IoT Systems.....309
Zhenge Jia, Zhepeng Wang, Feng Hong, Lichuan Ping, Yiyu Shi, Jingtong Hu
- 3D.2** - New Passive and Active Attacks on Deep Neural Networks in Medical Applications.....318
Cheng Gongye, Hongjia Li, Xiang Zhang, Majid Sabbagh, Geng Yuan, Xue Lin, Thomas Wahl, Yunsi Fei
- 3D.3** - Towards Cardiac Intervention Assistance: Hardware-aware Neural Architecture Exploration for Real-time 3D Cardiac Cine MRI Segmentation.....327
Dewen Zeng, Weiwen Jinag, Tianchen Wang, Xiaowei Xu, Haiyun Yuan, Meiping Huang, Jian Zhuang, Jingtong Hu, Yiyu Shi
- 4A.1** - Automated Synthesis of Custom Networks-on-Chip for Real World Applications.....335
Anup Gangwar, Nitin Kumar Agarwal, Ravishankar Sreedharan, Ambica Prasad, Sri Harsha Gade, Zheng Xu

2020 IEEE/ACM International Conference on
Computer-Aided Design (ICCAD)
Proceeding Table of Contents

- 4A.2** - Performance Analysis of Priority-Aware NoCs with Deflection Routing under Traffic Congestion.....344
Sumit K. Mandal, Anish Krishnakumar, Raid Ayoub, Michael Kishinevsky, Umit Y. Ogras
- 4A.3** - PSION 2: Optimizing Physical Layout of Wavelength-Routed ONOCs for Laser Power Reduction.....353
Alexandre Truppel, Tsun-Ming Tseng, Ulf Schlichtmann
- 4B.1** - GAMMA: Automating the HW Mapping of DNN Models on Accelerators via Genetic Algorithm.....362
Sheng-Chun Kao, Tushar Krishna
- 4B.2** - NeuroMAX: A High Throughput, Multi-Threaded, Log-Based Accelerator for Convolutional Neural Networks.....371
Mahmood Azhar Qureshi, Arslan Munir
- 4B.3** - A Many-Core Accelerator Design for On-Chip Deep Reinforcement Learning.....380
Ying Wang, Mengdi Wang, Bing Li, Huawei Li, Xiaowei Li
- 4B.4** - DRAMA: An Approximate DRAM Architecture for High-performance and Energy-efficient Deep Training System.....387
Duy-Thanh Nguyen, Chang-Hong Min, Nhut-Minh Ho, Ik-Joon Chang
- 4C.1** - PUF-G: A CAD Framework for Automated Assessment of Provable Learnability from Formal PUF Representations.....395
Durba Chatterjee, Debdeep Mukhopadhyay, Aritra Hazra
- 4C.2** - Adaptable and Divergent Synthetic Benchmark Generation for Hardware Security.....404
Sarah Amir, Domenic Forte
- 4C.3** - Laser Attack Benchmark Suite.....413
Burin Amornpaisannon, Andreas Diavastos, Li-Shiuan Peh, Trevor E. Carlson
- 4C.4** - BoMaNet: Boolean Masking of an Entire Neural Network.....422
Anuj Dubey, Rosario Cammarota, Aydin Aysu
- 4D.1** - Modeling and Simulation of NAND Flash Memory Sensing Systems with Cell-to-Cell Vth Variations.....431
Nayoung Choi, Jaeha Kim
- 4D.2** - Structural Synthesis of Operational Amplifiers Based on Functional Block Modeling.....439
Inga Abel, Helmut Graeb
- 4D.3** - The ALIGN Open-Source Analog Layout Generator: v1.0 and Beyond.....445
Tonmoy Dhar, Kishor Kunal, Yaguang Li, Yishuang Lin, Meghna Madhusudan, Jitesh Poojary, Arvidd K Sharma, Steven M Burns, Ramesh Harjani, Jiang Hu, Parijat Mukherjee, Soner Yaldiz, Sachin Sapatnekar
- 4D.4** - Achieving Analog Layout Integrity through Learning and Migration.....447
Mark Po-Hung Lin, Hao-Yu Chi, Abhishek Patyal, Zheng-Yao Liu, Jun-Jie Zhao, Chien-Nan Jimmy Liu, Hung-Ming Chen

2020 IEEE/ACM International Conference on
Computer-Aided Design (ICCAD)
Proceeding Table of Contents

- 5A.1** - Seed-and-Vote based In-Memory Accelerator for DNA Read Mapping.....455
Ann Franchesca Laguna, Hasindu Gamaarachchi, Xunzhao Yin, Michael T Niemier, Sridevan Parameswaran, Xiaobo Sharon Hu
- 5A.2** - Automatic-SSD: Full Hardware Automation over New Memory for High Performance and Energy Efficient PCIe Storage Cards.....464
Gyuyoung Park, Myoungsoo Jung
- 5A.3** - MLCache: A Space-Efficient Cache Scheme based on Reuse Distance and Machine Learning for NVMe SSDs.....473
Weiguang Liu, Jinhua Cui, Junwei Liu, Laurence T. Yang
- 5A.4** - ECC Cache: A Lightweight Error Detection for Phase-Change Memory Stuck-At Faults.....482
Chao Zhang, Khaled Abdelaal, Angel Chen, Xinhui Zhao, Wujie Wen, Xiaochen Guo
- 5B.1** - fuseGNN: Accelerating Graph Convolutional Neural Network Training on GPGPU.....491
Zhaodong Chen, Mingyu Yan, Maohua Zhu, Lei Deng, Guoqi Li, Shuangchen Li, Yuan Xie
- 5B.2** - DNNExplorer: A Framework for Modeling and Exploring a Novel Paradigm of FPGA-based DNN Accelerator.....500
Xiaofan Zhang, Hanchen Ye, Junsong Wang, Yonghua Lin, Jinjun Xiong, Wen-mei Hwu, Deming Chen
- 5B.3** - Encoding, Model, and Architecture: Systematic Optimization for Spiking Neural Network in FPGAs.....509
Haowen Fang, Zaidao Mei, Amar Shrestha, Ziyi Zhao, Yilan Li, Qinru Qiu
- 5C.1** - Information Leakage from FPGA Routing and Logic Elements.....518
Ilias Giechaskiel, Jakub Szefer
- 5C.2** - A Quantitative Defense Framework against Power Attacks on Multi-tenant FPGA.....527
Yukui Luo, Xiaolin Xu
- 5C.3** - Power Side Channel Attack Analysis and Detection.....536
Navyata Gattu, Mohammad Nasim Imtiaz Khan, Asmit De, Swaroop Ghosh
- 5C.4** - Faultless to a Fault? The Case of Threshold Implementations of Crypto-systems vs Fault Template Attacks.....543
Debdeep Mukhopadhyay
- 5D.1** - Overview of 2020 CAD contest at ICCAD.....552
Ing-Chao Lin, Ulf Schlichtmann, Tsung-Wei Huang, Mark Po-Hung Lin
- 5D.2** - ICCAD-2020 CAD Contest in X-value Equivalence Checking and Benchmark Suite.....555
Jacky (Chih-Jen) Hsu, Rocky (Chi-An) Wu, Ching-Yi Huang, Kei-Yong Khoo

2020 IEEE/ACM International Conference on
Computer-Aided Design (ICCAD)
Proceeding Table of Contents

- 5D.3** - ICCAD-2020 CAD contest in Routing with Cell Movement.....559
Kai-Shun Hu, Ming-Jen Yang, Tao-Chun Yu, Guan-Chuen Chen
- 5D.4** - Problem C: GPU Accelerated Logic Re-simulation.....563
Yanqing Zhang, Haoxing Ren, Ben Keller, Brucek Khailany
- 5D.5** - DATC RDF-2020: Strengthening the Foundation for Academic Research in IC Physical Design.....567
Jianli Chen, Iris Hui-Ru Jiang, Jinwook Jung, Andrew B. Kahng, Victor N. Kravets, Yi-Lang Li, Shih-Ting Lin, Mingyu Woo
- 6A.1** - DeepBurning-GL: an Automated Framework for Generating Graph Neural Network Accelerators.....573
Shengwen Liang, Cheng Liu, Ying Wang, Huawei Li, Xiaowei Li
- 6A.2** - SuSy: A Programming Model for Productive Construction of High-Performance Systolic Arrays on FPGAs.....582
Yi-Hsiang Lai, Hongbo Rong, Size Zheng, Weihao Zhang, Xiuping Cui, Yunshan Jia, Jie Wang, Brendan Sullivan, Zhiru Zhang, Yun (Eric) Liang, Youhui Zhang, Jason Cong, Nithin George, Jose Alvarez, Christopher J Hughes, Pradeep K Dubey
- 6A.3** - FPGA-based Low-Batch Training Accelerator for Modern CNNs Featuring High Bandwidth Memory.....591
Shreyas Kolala Venkataramanaiah, Han-Sok Suh, Shihui Yin, Eriko Nurvitadhi, Aravind Dasu, Yu Cao, Jae-sun Seo
- 6B.1** - Just Say Zero: Containing Critical Bit-Error Propagation in Deep Neural Networks With Anomalous Feature Suppression.....599
Elbruz Ozen, Alex Orailoglu
- 6B.2** - Hessian-Driven Unequal Protection of DNN Parameters for Robust Inference.....608
Saurabh Dash, Saibal Mukhopadhyay
- 6B.3** - XOR-CIM: Compute-in-Memory SRAM Architecture with Embedded XOR Encryption.....617
Shanshi Huang, Hongwu Jiang, Xiaochen Peng, Wantong Li, Shimeng Yu
- 6C.1** - InterLock: An Intercorrelated Logic and Routing Locking.....623
Hadi Mardani Kamali, Kimia Zamiri Azar, Houman Homayoun, Avesta Sasan
- 6C.2** - NNgSAT: Neural Network guided SAT Attack on Logic Locked Complex Structures.....632
Kimia Zamiri Azar, Hadi Mardani Kamali, Houman Homayoun, Avesta Sasan
- 6C.3** - Modeling Techniques for Logic Locking.....641
Joseph P Sweeney, Marijn J.H. Heule, Lawrence Pileggi
- 6D.1** - EDA for Autonomous Behavior Assurance.....650
Selma Saidi, Jyotirmoy Deshmukh, Dirk Ziegenbein, Rolf Ernst
- 6D.2** - Know the Unknowns: Addressing Disturbances and Uncertainties in Autonomous Systems.....653
Qi Zhu, Wenchao Li, Hyoseung Kim, Yecheng Xiang, Kacper Wardega, Zhilu Wang, Yixuan Wang, Hengyi Liang, Chao Huang, Jiameng Fan, Hyunjong Choi

2020 IEEE/ACM International Conference on
Computer-Aided Design (ICCAD)
Proceeding Table of Contents

- 6D.3** - Counteracting Adversarial Attacks in Autonomous Driving.....662
Qi Sun, Arjun Ashok Rao, Xufeng Yao, Bei Yu, Shiyuan Hu
- 6D.4** - Towards Assurance Evaluation of Autonomous Systems.....669
Steven Beland, Isaac Chang, Alexander Chen, Matthew Moser, James Paunicka, Douglas Stuart, John Vian, Christina Westover, Huafeng Yu
- 7A.1** - Retiming for High-performance Superconductive Circuits with Register Energy Minimization.....675
Ting-Ru Lin, Massoud Pedram
- 7A.2** - Mining Biochemical Circuits from Enzyme Databases via Boolean Reasoning.....684
Yu-Chou Lin, Jie-Hong Roland Jiang
- 7A.3** - Accurate Operation Delay Prediction for FPGA HLS Using Graph Neural Networks.....693
Ecenur Ustun, Chenhui Deng, Debjit Pal, Zhijing Li, Zhiru Zhang
- 7B.1** - HyperTune: Dynamic Hyperparameter Tuning for Efficient Distribution of DNN Training Over Heterogeneous Systems.....702
Ali HeydariGorji, Siavash Rezaei, Mahdi Torabzadehkashi, Hossein Bobarshad, Vladimir Alves, Pai Chou
- 7B.2** - SynergicLearning: Neural Network-Based Feature Extraction for Highly-Accurate Hyperdimensional Learning.....710
Mahdi Nazemi, Amirhossein Esmaili, Arash Fayyazi, Massoud Pedram
- 7B.3** - Optimizing Stochastic Computing for Low Latency Inference of Convolutional Neural Networks.....719
Zhiyuan Chen, Yufei Ma, Zhongfeng Wang
- 7B.4** - HAPI: Hardware-Aware Progressive Inference.....726
Stefanos Laskaridis, Stylianos I Venieris, Hyeji Kim, Nicholas D Lane
- 7C.1** - ReTransformer: ReRAM-based Processing-in-Memory Architecture for Transformer Acceleration.....735
Xiaoxuan Yang, Bonan Yan, Hai Li, Yiran Chen
- 7C.2** - SWIPE: Enhancing Robustness of ReRAM Crossbars for In-memory Computing.....744
Sujan K Gonugondla, Ameya D Patil, Naresh R Shanbhag
- 7C.3** - Energy-efficient XNOR-free In-Memory BNN Accelerator with Input Distribution Regularization.....753
Hyungjun Kim, Hyunmyung Oh, Jae-Joon Kim
- 7D.1** - Your Agile Open Source HW Stinks (Because It Is Not a System).....762
Michael B. Taylor
- 7D.2** - Agile SoC Development with Open ESP.....768
Paolo Mantovani, Davide Giri, Giuseppe Di Guglielmo, Luca Piccolboni, Joseph Zuckerman, Emilio G. Cota, Michele Petracca, Christian Pilato, Luca P. Carloni

2020 IEEE/ACM International Conference on
Computer-Aided Design (ICCAD)
Proceeding Table of Contents

- 7D.3** - A Simulator and Compiler Framework for Agile Hardware-Software Co-designs Evaluation and Exploration.....777
Tyler Sorensen, Aninda Manocha, Esin Tureci, Marcelo Orenes Vera, Juan L. Aragón, Margaret Martonosi
- 7D.4** - SODA: a New Synthesis Infrastructure for Agile Hardware Design of Machine Learning Accelerators.....786
Marco Minutoli, Vito Giovanni Castellana, Cheng Tan, Joseph Manzano, Vinay Amatya, Antonino Tumeo, David Brooks, Gu-Yeon Wei
- 8A.1** - Fixed-Priority Scheduling and Controller Co-Design for Time-Sensitive Networks.....793
Xiaotian Dai, Shuai Zhao, Yu Jiang, Xun Jiao, Xiaobo Sharon Hu, Wanli Chang
- 8A.2** - F2VD: Fluid Rates to Virtual Deadlines for Precise Mixed-Criticality Scheduling on a Varying-Speed Processor.....802
Kecheng Yang, Ashikahmed Bhuiyan, Zhishan Guo
- 8A.3** - Leveraging Weakly-hard Constraints for Improving System Fault Tolerance with Functional and Timing Guarantees.....811
Hengyi Liang, Zhilu Wang, Ruochen Jiao, Qi Zhu
- 8B.1** - Thermal-aware Optimization Framework for ReRAM-based Deep Neural Network Acceleration.....820
Hyein Shin, Myeonggu Kang, Lee-Sup Kim
- 8B.2** - Unlocking Wordline-level Parallelism for Fast Inference on RRAM-based DNN Accelerator.....829
Yeonhong Park, Seung Yul Lee, Hoon Shin, Jun Heo, Tae Jun Ham, Jae W. Lee
- 8B.3** - MobiLattice: A Depth-wise DCNN Accelerator with Hybrid Digital/Analog Nonvolatile Processing-In-Memory Block.....838
Qilin Zheng, Zongwei Wang, Yimao Cai, Guangyu Sun, Ru Huang, Yiran Chen, Hai Li
- 8B.4** - HitM: High-Throughput ReRAM-based PIM for Multi-Modal Neural Networks.....847
Bing Li, Ying Wang, Yiran Chen
- 8C.1** - HyperFuzzing for SoC Security Validation.....854
Sujit Kumar Muduli, Gourav Takhar, Pramod Subramanyan
- 8C.2** - Word Level Property Directed Reachability.....863
Hari Govind V K, Grigory Fedyukovich, Arie Gurfinkel
- 8C.3** - On Uniformly Sampling Traces of a Transition System.....872
Supratik Chakraborty, Aditya A Shrotri, Moshe Y Vardi
- 8C.4** - Test Generation using Reinforcement Learning for Delay-based Side Channel Analysis.....881
Zhixin Pan, Jennifer Sheldon, Prabhat Mishra

2020 IEEE/ACM International Conference on
Computer-Aided Design (ICCAD)
Proceeding Table of Contents

- 8D.1** - Building OpenLANE: A 130nm OpenROAD-based Tapeout-Proven Flow.....888
Mohamed Kassem, Tim Edwards, Mohamed Shalan
- 8D.2** - Bridging Academic Open-Source EDA to Real-World Usability.....894
Austin Rovinski, Tutu Ajayi, Minsoo Kim, Guanru Wang, Mehdi Saligane
- 8D.3** - The Missing Pieces of Open Design Enablement: A Recent History of Google Efforts.....901
Tim Ansell, Mehdi Saligane
- 8D.4** - Contributions to OpenROAD from Abroad: Experiences and Learnings.....909
Mateus Fogaca, Eder Monteiro, Marcelo Danigno, Isadora Oliveira, Paulo Butzen, Ricardo Reis
- 9A.1** - NASCaps: A Framework for Neural Architecture Search to Optimize the Accuracy and Hardware Efficiency of Convolutional Capsule Networks.....917
Alberto Marchisio, Andrea Massa, Vojtech Mrazek, Beatrice Bussolino, Maurizio Martina, Muhammad Shafique
- 9A.2** - Early-stage Automated Accelerator Identification Tool for Embedded Systems with Limited Area.....926
Parnian Mokri, Mark Hempstead
- 9A.3** - A CAD-based methodology to optimize HLS code via the Roofline model.....934
Marco Siracusa, Marco Rabozzi, Emanuele Del Sozzo, Lorenzo Di Tucci, Samuel Williams, Marco D Santambrogio
- 9A.4** - AxHLS: Design Space Exploration and High-Level Synthesis of Approximate Accelerators using Approximate Functional Units and Analytical Models.....943
Jorge Castro-Godínez, Julian Mateus-Vargas, Muhammad Shafique, Joerg Henkel
- 9B.1** - CEPA: CNN-based Early Performance Assertion Scheme for Analog and Mixed-Signal Circuit Simulation.....952
Qiaochu Zhang, Shiyu Su, Juzheng Liu, Mike Shuo-Wei Chen
- 9B.2** - Transfer Learning with Bayesian Optimization-Aided Sampling for Efficient AMS Circuit Modeling.....961
Juzheng Liu, Mohsen Hassanpourghadi, Qiaochu Zhang, Shiyu Su, Mike Shuo-Wei Chen
- 9B.3** - A general approach for identifying hierarchical symmetry constraints for analog circuit layout.....970
Kishor Kunal, Jitesh Poojary, Tonmoy Dhar, Meghna Madhusudan, Ramesh Harjani, Sachin S Sapatnekar
- 9C.1** - Optimally Approximated and Unbiased Floating-Point Multiplier with Runtime Configurability.....978
Chuangtao Chen, Sen Yang, Weikang Qian, Mohsen Imani, Xunzhao Yin, Cheng Zhuo
- 9C.2** - Exploring Target Function Approximation for Stochastic Circuit Minimization.....987
Chen Wang, Weihua Xiao, John P Hayes, Weikang Qian
- 9C.3** - Hybrid Binary-Unary Truncated Multiplication for DSP Applications on FPGAs.....996
S. Rasoul Faraji, Kia Bazargan

2020 IEEE/ACM International Conference on
Computer-Aided Design (ICCAD)
Proceeding Table of Contents

- 9C.4** - Bayesian Accuracy Analysis of Stochastic Circuits.....1005
Timothy J Baker, John P Hayes
- 9D.1** - Intelligent Design Automation for 2.5/3D Heterogeneous SoC Integration.....1014
Iris Hui-Ru Jiang, Yao-Wen Chang, Jiun-Lang Huang, Chung-Ping Chen
- 9D.2** - RTL-to-GDS Design Tools for Monolithic 3D ICs.....1021
Jinwoo Kim, Gauthaman Murali, Pruek Vanna-iampikul, Edward Lee, Daehyun Kim, Arjun Chaudhuri, Sanmitra Banerjee, Krishnendu Chakrabarty, Saibal Mukhopadhyay, Sung-Kyu Lim
- 9D.3** - On EDA Solutions for Reconfigurable Memory-Centric AI Edge Applications.....1029
Hung-Ming Chen, Chia-Lin Hu, Kang-Yu Chang, Alexandra Küster, Yu-Hsien Lin, Po-Shen Kuo, Wei-Tung Chao, Bo-Cheng Lai, Chien-Nan Liu, Shyh-Jye Jou
- 9D.4** - Fundamental Limits on the Precision of In-memory Architectures.....1037
Sujan K Gonugondla, Charbel Sakr, Hassan R Dbouk, Naresh R Shanbhag
- 10A.1** - Symbolic Uniform Sampling with XOR Circuits.....1046
Yen-Ting Lin, Jie-Hong Roland Jiang, Victor Kravets
- 10A.2** - FlowTune: Practical Multi-armed Bandits in Boolean Optimization.....1055
Cunxi Yu
- 10A.3** - Dynamic Minimization of Bi-Kronecker Functional Decision Diagrams.....1064
Xuanxiang Huang, Haipeng Che, Liangda Fang, Qingliang Chen, Quanlong Guan, Yuhui Deng, Kaile Su
- 10A.4** - Dual-Output LUT Merging during FPGA Technology Mapping.....1073
Feng Wang, Liren Zhu, Jiayi Zhang, Lei Li, Yang Zhang, Guojie Luo
- 10B.1** - Effective Analog/Mixed-Signal Circuit Placement Considering System Signal Flow.....1082
Keren Zhu, Hao Chen, Mingjie Liu, Xiyuan Tang, Nan Sun, David Z. Pan
- 10B.2** - ASAP: An Analytical Strategy for AQFP Placement.....1091
Yi-Chen Chang, Hongjia Li, Olivia Chen, Yanzhi Wang, Nobuyuki Yoshikawa, Tsung-Yi Ho
- 10B.3** - A Customized Graph Neural Network Model for Guiding Analog IC Placement.....1098
Yaguang Li, Yishuang Lin, Meghna Madhusudan, Arvind Sharma, Wenbin Xu, Sachin S Sapatnekar, Ramesh Harjani, Jiang Hu
- 10B.4** - CCCS: Customized SPICE-level Crossbar-array Circuit Simulator for In-Memory Computing.....1107
Fan Zhang, Miao Hu
- 10C.1** - Optimal Layout Synthesis for Quantum Computing.....1115
Bochen Tan, Jason Cong

2020 IEEE/ACM International Conference on
Computer-Aided Design (ICCAD)
Proceeding Table of Contents

- 10C.2** - A Monte Carlo Tree Search Framework for Quantum Circuit Transformation.....1124
Xiangzhen Zhou, Yuan Feng, Sanjiang Li
- 10C.3** - DISQ: A Novel Quantum Output State Classification Method on IBM Quantum Computers using OpenPulse.....1131
Tirthak Patel, Devesh Tiwari
- 10C.4** - Considering Decoherence Errors in the Simulation of Quantum Circuits Using Decision Diagrams.....1140
Thomas Grurl, Jürgen Fuß, Robert Wille
- 10D.5** - PAPER - Machine Learning and Hardware security: challenges and opportunities.....1147
Francesco Regazzoni, Shivam Bhasin, Amir Ali Pour, Ihab Alshaer, Furkan Aydin, Aydin Aysu, Vincent Beroulle, Giorgio Di Natale, Paul Franzon, David Hely, Naofumi Homma, Akira Ito, Dirmanto Jap, Priyank Kashyap, Ilia Polian, Seetal Potluri, Rei Ueno, Elena
- 11A.1** - CU.POKer: Placing DNNs on Wafer-Scale AI Accelerator with Optimal Kernel Sizing.....1153
Bentian Jiang, Jingsong Chen, Jinwei Liu, Lixin Liu, Fangzhou Wang, Xiaopeng Zhang, Evangeline F.Y. Young
- 11A.2** - DREAMPlace 3.0: Multi-Electrostatics Based Robust VLSI Placement with Region Constraints.....1162
Jiaqi Gu, Zixuan Jiang, Yibo Lin, David Z. Pan
- 11A.3** - VLSI Placement Parameter Optimization using Deep Reinforcement Learning.....1171
Anthony D Agnesina, Kyungwook Chang, Sung Kyu Lim
- 11A.4** - Dali: A Gridded Cell Placement Flow.....1180
Yihang Yang, Jiayuan He, Rajit Manohar
- 11B.1** - Power Distribution Network Generation for Optimizing IR-Drop Aware Timing.....1189
Wen-Hsiang Chang, Li-Yi Lin, Yu-Guang Chen, Mango C.-T. Chao
- 11B.2** - GPU-Accelerated Static Timing Analysis.....1198
Zizheng Guo, Tsung-Wei Huang, Yibo Lin
- 11B.3** - SF-GRASS: Solver-Free Graph Spectral Sparsification.....1207
Ying Zhang, Zhiqiang Zhao, Zhuo Feng
- 11B.4** - Meshed Stack Via Design Considering Complicated Design Rules with Automatic Constraint Generation.....1215
Kai-Chuan Yang, Tao-Chun Yu, Shao-Yun Fang, Teng-Yuan Cheng, Yang-Chun Liu, Cindy Chin-Fang Shen
- 11C.1** - CONTRA: Area-Constrained Technology Mapping Framework For Memristive Memory Processing Unit.....1223
Debjyoti Bhattacharjee, Anupam Chattopadhyay, Srijit Dutta, Ronny Ronen, Shahar Kvatinsky
- 11C.2** - DP-MAP: Towards Resistive Dot-Product Engines with Improved Precision.....1232
Necati Uysal, Baogang Zhang, Sumit Kumar Jha, Rickard Ewetz

2020 IEEE/ACM International Conference on
Computer-Aided Design (ICCAD)
Proceeding Table of Contents

- 11C.3** - Countering Variations and Thermal Effects for Accurate Optical Neural Networks.....1241
Ying Zhu, Grace Li Zhang, Bing Li, Xunzhao Yin, Cheng Zhuo, Huaxi Gu, Tsung-Yi Ho, Ulf Schlichtmann
- 11C.4** - A Lightweight Approach to Detect Malicious/Unexpected Changes in the Error Rates of NISQ Computers.....1248
Nikita Acharya, Samah Saeed
- 11D.3** - JKQ: JKU Tools for Quantum Computing.....1257
Robert Wille, Stefan Hillmich, Lukas Burgholzer
- 11D.5** - Noise Resilient Compilation Policies for Quantum Approximate Optimization Algorithm.....1262
Mahabubul Alam, Abdullah-Ash Saki, Junde Li, Anupam Chattopadhyay, Swaroop Ghosh
- 12A.1** - Dynamic IR-Drop ECO Optimization by Cell Movement with Current Waveform Staggering and Machine Learning Guidance.....1269
Xuan-Xue Huang, Hsien-Chia Chen, Sheng-Wei Wang, Iris Hui-Ru Jiang, Yih-Chih Chou, Cheng-Hong Tsai
- 12A.2** - MCell: Multi-Row Cell Layout Synthesis with Resource Constrained MAX-SAT Based Detailed Routing.....1278
Yih-Lang Li, Shih-Ting Lin, Shinichi Nishizawa, Hidetoshi Onodera
- 12A.3** - A Routability-Driven Complimentary-FET (CFET) Standard Cell Synthesis Framework using SMT.....1286
Chung-Kuan Cheng, Chia-Tung Ho, Daeyeal Lee, Dongwon Park
- 12A.4** - iTPlace: Machine Learning-Based Delay-Aware Transistor Placement for Standard Cell Synthesis.....1294
Tai-Cheng Lee, Cheng-Yen Yang, Yih-Lang Li
- 12B.1** - GridNet: Fast Data-Driven EM-Induced IR Drop Prediction and Localized Fixing for On-Chip Power Grid Networks.....1302
Han Zhou, Wentian Jin, Sheldon Tan
- 12B.2** - A Fast Learning-Driven Signoff Power Optimization Framework.....1311
Yi-Chen Lu, Siddhartha Nath, Sai Surya Kiran Pentapati, Sung Kyu Lim
- 12B.3** - Cell Library Characterization using Machine Learning for Design Technology Co-Optimization.....1320
Florian Klemme, Yogesh Chauhan, Joerg Henkel, Hussam Amrouch
- 12B.4** - Routing-Free Crosstalk Prediction.....1329
Rongjian Liang, Zhiyao Xie, Jinwook Jung, Vishnavi Chauha, Yiran Chen, Jiang Hu, Hua Xiang, Gi-Joon Nam
- 12C.2** - Hardware Acceleration of Robot Scene Perception Algorithms.....1338
Yanqi Liu, Can Eren Durman, Giuseppe Calderoni, R. Iris Bahar
- 12C.3** - DaDu Series- Fast and Efficient Robot Accelerators.....1346
Yinhe Han, Yuxin Yang, Xiaoming Chen, Shiqi Lian

2020 IEEE/ACM International Conference on
Computer-Aided Design (ICCAD)
Proceeding Table of Contents

12D.1 - Opportunities for RTL and Gate Level Simulation using GPUs.....1354

Yanqing Zhang, Haoxing Ren, Brucek Khailany

12D.2 - Emphyrean ALPS-GT: GPU-accelerated Analog Circuit Simulation.....1359

Chen Zhao, Zhenya Zhou, Dake Wu

12D.3 - GPU Acceleration in VLSI Back-end Design: Overview and Case Studies.....1362

Yibo Lin

12D.4 - A General-purpose Parallel and Heterogeneous Task Programming System for VLSI CAD.....1366

Tsung-Wei Huang