

2020 International Wafer Level Packaging Conference (IWLPC 2020)

**San Jose, California, USA
13 – 30 October 2020**



**IEEE Catalog Number: CFP20WAF-POD
ISBN: 978-1-6654-0250-7**

**Copyright © 2020, Surface Mount Technology Association (SMTA)
All Rights Reserved**

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP20WAF-POD
ISBN (Print-On-Demand):	978-1-6654-0250-7
ISBN (Online):	978-1-944543-16-7

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

600MM WAFER-LEVEL FAN OUT ON PANEL LEVEL PROCESSING WITH 6-SIDED DIE PROTECTION	1
<i>Jacinta Aman Lim, YunMook Park, Byung Cheol Kim, Edil Devera</i>	
LOW-WARPAGE ENCAPSULANTS FOR WAFER LEVEL PACKAGING	8
<i>Jay Chao, Rong Zhang, David Grimes, Kail Shim, Tu Do, Yijia Ma, Ramachandran K. Trichur</i>	
DESIGN PROCESS & METHODOLOGY FOR ACHIEVING HIGH-VOLUME PRODUCTION QUALITY FOR FOWLP PACKAGING.....	14
<i>Keith Felton, John Ferguson</i>	
DEVELOPMENT OF LOW DIELECTRIC LOSS POLYIMIDES AND FABRICATION OF ADVANCED PACKAGINGS FOR 5G APPLICATIONS	24
<i>Takenori Fujiwara, Yoshiko Tatsuta, Kazuyuki Matsumura, Daisuke Kanamori, Hitoshi Araki, Akira Shimada, Masao Tomikawa</i>	
HIGH RESOLUTION DRY-FILM PHOTO IMAGEABLE DIELECTRIC (PID) MATERIAL FOR FOWLP, FOPLP, AND HIGH DENSITY PACKAGE SUBSTRATES.....	30
<i>Chihiro Funakoshi, Daisuke Shibata, Daichi Okamoto, Yoko Shibasaki, Yuya Suzuki</i>	
ADVANCED PRECLEAN CHAMBER FOR UBM/RDL CONTACT RESISTANCE IMPROVEMENT IN ADVANCED NODE PACKAGING APPLICATION	37
<i>Kang Zhang, Kelvin Boh, Junqi Wei, Tuck Foong Koh, Nuno Chen, Hannah Tang, Clinton Goh, Bridger Hoerner</i>	
ADVANCED RDL INTERPOSER PKG TECHNOLOGY FOR HETEROGENEOUS INTEGRATION	43
<i>Jae-gwon Jang, Kyoung-lim Suk, Seok-hyun Lee, Jin-woo Park, Gwang-jae Jeon, Jung-ho Park, Jeong-gi Jin, Su-chang Lee, Gyoung-bum Kim, Joo-yeon Choi, Dae-woo Kim, Dan Oh, Won-kyoung Choi</i>	
FAN-OUT WAFER-LEVEL PACKAGING ADVANCED MANUFACTURING SOLUTION FOR FAN-OUT WLP/PLP BY DFD (DIE FACE DOWN) COMPRESSION MOLD.....	48
<i>Yuichi Kajikawa</i>	
BOARD LEVEL RELIABILITY OF AUTOMOTIVE GRADE WLCSP FOR RADAR APPLICATIONS.....	56
<i>Nishant Lakhera, Burt Carpenter, Trung Duong, Mollie Benson, Andrew J Mawer</i>	
MASKLESS LITHOGRAPHY OPTIMIZED FOR HETEROGENEOUS AND CHIPLET INTEGRATION	63
<i>B. Matuskova, B. Považay, R. Holly, F. Bogelsack, T. Zenger, T. Uhrmann, B. Thallner</i>	
SELECTIVE COPPER METALLIZATION FOR ADVANCED PACKAGING	69
<i>Rashid Mavliev, Robert Rhoades</i>	
CURRENT CROWDING AND STRESS EFFECTS IN WCSP SOLDER INTERCONNECTS: A SIMULATIVE AND PRACTICAL STUDY ABOUT THE EFFECTS OF MAJOR ELECTROMIGRATION FAILURE MECHANISMS IN DC AND PULSED-DC CONDITIONS.....	76
<i>Allison T. Osmanson, Yi Ram Kim, Hossein Madanipour, Mohsen Tajedini, Choong-Un Kim, P. Thompson, Q. Cherr, L. Nguyen</i>	

PHYSICAL VERIFICATION OF PANEL-LEVEL PACKAGING DESIGNS UTILIZING DIE DRIFT PATTERNING TECHNOLOGY	84
<i>Tarek Ramadan, Sean Wang</i>	
ELECTROCHEMICAL PLATING OF NANO-TWINNED CU FOR WLP APPLICATIONS	90
<i>Pingping Ye, Jianwen Han, Stephan Braye, Kyle Whitten, Rich Hurtubise, Thomas Richardson, Elie Najjar</i>	
FLUXLESS SOLDERING IN ACTIVATED HYDROGEN ATMOSPHERE	96
<i>Gregory K. Arslanian, C. Christine Dong, Richard E. Patrick, Bruce Xiang, Kail Wathne</i>	
NEW X-RAY TUBES FOR WAFER LEVEL INSPECTION	103
<i>Keith Bryant</i>	
PRODUCING PLANARIZED UNIFORM LAYER IN ADVANCED PHOTSENSITIVE POLYIMIDE OVER COMPLEX GEOMETRY FOR FAN OUT PLP APPLIED WITH A NOVEL NOZZLE-LESS SPRAY COATING TECHNOLOGY	109
<i>Stuart Erickson, Sanjay Malik</i>	
EMERGING PROCESS AND ASSEMBLY CHALLENGES IN ELECTRONICS MANUFACTURING	115
<i>Glenn Farris</i>	
FORCE MEASUREMENT WITH PIEZO ELECTRIC SENSORS IN ADVANCED PACKAGING	121
<i>Robert Hillinger</i>	
SILICON DIE BONDING USING A PHOTOSTRUCTURABLE ADHESIVE MATERIAL.....	128
<i>Kai Hollstein, Kirsten Weide-Zaage</i>	
DEFECT PRINTABILITY FOR 2/2 RDL AND THE IMPACT OF ADVANCED RETICLE PROCESSES	134
<i>Bryan Kasprowicz, Siamak Mogharrabi, Martin Carrier, Andrew Zanzal, Patrick Reynolds, Corey Shay, Keith Best</i>	
GLASS IN WAFER- AND PANEL-LEVEL PACKAGING: CHANGES, CHALLENGES, HURDLES AND BARRIERS	140
<i>Martin Letz, Tobias Gotschke, Bernd Hoppe, Markus Heiss, Matthias Jotz</i>	
NON-SURFACE CONTACT APPROACH FOR DEVICE FLIP.....	145
<i>Sarah Parrish</i>	
OPTIMIZING X-RAY INSPECTION FOR ADVANACED PACKAGING APPLICATIONS.....	151
<i>Brennan Peterson, Michael Kwan, Fred Duewer, Andrew Reid, Rhiannon Brooks</i>	
HANDLING OF DIFFERENT FOPLP LAYOUTS ON LARGE AREA THERMAL CHUCKS	157
<i>Debbie Claire Sanchez, Klemens Reitingner, Sophia Oldeide, Wenxuan Song</i>	
BRINGING NEW LIFE TO GLASS FOR WAFER-LEVEL PACKAGING APPLICATIONS	163
<i>Rafael Santos, Norbert Ambrosius, Roman Ostholt, Jean-Pol Delrue</i>	
NOVEL SURFACE FINISH FOR NEXT GENERATION WAFER LEVEL PACKAGING APPLICATIONS.....	170
<i>Kunal Shah</i>	

SUBMICRON LITHOGRAPHY ENABLING PANEL BASED HETEROGENEOUS INTEGRATION	178
<i>Doug Shelton, Ken-Ichiro Mori, Yoshio Goto, Hiroyuki Wada, Hideo Tanaka, Hiromi Suda, Seiya Miura</i>	
CHARACTERIZATION OF FORMALDEHYDE-FREE ELECTRO-LESS COPPER PLATING FOR SEMI-ADDITIVE PROCESS	186
<i>Masaharu Takeuchi, Tomoharu Nakayama, Hisamitsu Yamamoto</i>	
OPTIMIZATION OF LOW TEMPERATURE PECVD DIELECTRIC STACKS FOR VIA REVEAL PASSIVATION	192
<i>Kath Crook, Mark Carruthers, Daniel Archard, Steve Burgess, Keith Buchanan</i>	
EMI SHIELDING FOR SYSTEM IN PACKAGE USING NOZZLE-LESS ULTRASONIC SPRAY COATING AND SILVER PARTICLE FREE INK	198
<i>Stuart Erickson, Garret McKerricher, Sima Hannani, Melbs LeMieux</i>	
A STUDY ABOUT FACILE INTERCONNECT FORMATIONS INVOLVING SB ² -JET SOLDER BALL STACKING AND COLONNADE PATTERNING IN HYBRID PACKAGE ARCHITECTURES	207
<i>Matthias Fetke, Timo Kubsch, Vinith Bejugam, Alexander Frick, Andrej Kolbasow, Sergej Walter, Thorsten Teutsch</i>	
DIE TO WAFER HYBRID BONDING: MULTI-DIE STACKING WITH TSV INTEGRATION	215
<i>Guilian Gao, Jeremy Theil, Gill Fountain, Thomas Workman, Gabe Guevara, Cyprian Uzoh, Dominik Suwito, Bongsub Lee, K.M. Bang, Rajesh Katkar, Laura Mirkarimi</i>	
CONSTRUCTION OF RF-BLOCKS IN PACKAGE TECHNOLOGIES	223
<i>Fabian Hopsch, Robert Trieb, Andy Heinig</i>	
CURE PROCESS IMPACT ON CURE TIME AND PROPERTIES OF LOW TEMPERATURE POLYIMIDE FOR 3D STACKING APPLICATIONS	229
<i>Zia Karim, Kenneth Sautter, Kay Song, Charudatta Galande, Kaushal Singh</i>	
THROUGH GLASS VIAS USING AN INDUSTRY COMPATIBLE GLASS HANDLING SOLUTION	235
<i>David Levy, Shelby Nelson, Aric Shorey</i>	
HYDROGEN EMBRITTLEMENT AND NANO VOID CLASSIFICATION WITHIN ELECTROLESS COPPER DEPOSITS	241
<i>T. Bernhard, E. Steinhäuser, S. Kempa, G. Krilles, R. Massey, F. Brüning</i>	
ACCELERATING INNOVATIONS IN THE NEW ERA OF HPC, 5G AND NETWORKING WITH ADVANCED 3D PACKAGING TECHNOLOGIES	249
<i>Max Min, Sylvie Kadivar</i>	
RDL-FIRST FOWLTP FOR LOW-DENSITY APPLICATIONS WITH NEW CONCEPT FOWLTP TECHNOLOGY	255
<i>Isamu Nishimura, Mamoru Yamagami, Hiroshi Oji, Taro Hayashi</i>	
MACHINE-LEARNING BASED METHODOLOGIES FOR 3D X-RAY MEASUREMENT, CHARACTERIZATION AND OPTIMIZATION FOR BURIED STRUCTURES IN ADVANCED IC PACKAGES	261
<i>Ramanpreet S Pahwa, Soon Wee Ho, Ren Qin, Richard Chang, Oo Zaw Min, Wang Jie, Vempati Srinivasa Rao, Tin Lay Nwe, Yanjing Yang, Jens Timo Neumann, Ramani Pichumani, Thomas Gregorich</i>	

Author Index