2020 IEEE International Electron Devices Meeting (IEDM 2020)

San Francisco, California, USA
12-18 December 2020

Pages 1-464

IEEE Catalog Number: CFP20IED-POD
ISBN: 978-1-7281-8889-8

Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP20IED-POD
ISBN (Print-On-Demand):	978-1-7281-8889-8
ISBN (Online):	978-1-7281-8888-1
ISSN:	0163-1918

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

FUTURE LOGIC SCALING: TOWARDS ATOMIC CHANNELS AND DECONSTRUCTED CHIPS 1
S. B. Samavedam; J. Ryckaert; E. Beyne; K. Ronse; N. Horiguchi; Z. Tokei; I. Radu; M. G. Bardon; M. H. Na; A. Spessot; S. Biesemans

TOWARD HIGH-PERFORMANCE AND RELIABLE GE CHANNEL DEVICES FOR 2 NM NODE AND BEYOND 11
H. Arimura; E. Capogreco; A. Vohra; C. Porret; R. Loo; E. Rosseel; A. Hikavyy; D. Cott; G. Boccardi; L. Witters; G. Eneman; J. Mitard; N. Collaert; N. Horiguchi

GATE-ALL-AROUND STRAINED SI$_{0.4}$GE$_{0.6}$ NANOSHEET PMOS ON STRAIN RELAXED BUFFER FOR HIGH PERFORMANCE LOW POWER LOGIC APPLICATION 15
A. Agrawal; S. Chouksey; W. Rachmady; S. Vishwanath; S. Ghose; M. Mehta; J. Torres; A. A. Oni; X. Weng; H. Li; D. Merrill; M. Metz; A. Murthy; J. Kavalieros

STACKED GATE-ALL-AROUND NANOSHEET PFET WITH HIGHLY COMPRESSIVE STRAINED SI$_{1-X}$GE$_X$ CHANNEL 19
S. Mochizuki; M. Bhuiyan; H. Zhou; J. Zhang; E. Stuckert; J. Li; K. Zhao; M. Wang; V. Basker; N. Loubet; D. Guo; B. Haran; H. Bu

FIRST DEMONSTRATION OF UNIFORM 4-STACKED GE$_{0.9}$SN$_{0.1}$ NANOSHEETS WITH RECORD ION =73µA AT V$_{OV}$=V$_{DS}$= -0.5V AND LOW NOISE USING DOUBLE GE$_{0.95}$SN$_{0.05}$ CAPS, DRY ETCH, LOW CHANNEL DOPING, AND HIGH S/D DOPING 23
Yu-Shiang Huang; Chung-En Tsai; Chien-Te Tu; Jyun-Yan Chen; Hung-Yu Ye; Fang-Liang Lu; C. W. Liu

SUBBAND ENGINEERING BY COMBINATION OF CHANNEL THICKNESS SCALING AND (111) SURFACE ORIENTATION IN INAS-ON-INSULATOR NMOSFETS 27
K. Sumita; K. Toprasertpong; M. Takenaka; S. Takagi

SOURCES OF VARIABILITY IN SCALED MOS$_2$ FETS 31
Quentin Smets; Devin Verreck; Yuanyuan Shi; Goutham Arutchelvan; Benjamin Groven; Xiangyu Wu; Surajit Sutar; Sreetama Banerjee; Ankit Nalin Mehta; Dennis Lin; Inge Asselberghs; Iuliana Radu

RELIABILITY OF ULTRATHIN HIGH-κ DIELECTRICS ON CHEMICAL-VAPOR DEPOSITED 2D SEMICONDUCTORS 35
Zhihao Yu; Hongkai Ning; Chao-Ching Cheng; Weisheng Li; Lei Liu; Wanqing Meng; Zhongzhong Luo; Taotao Li; Songhua Cai; Peng Wang; Wen-Hao Chang; Chao-Hsin Chien; Yi Shi; Yong Xu; Lain-Jong Li; Xinran Wang

PINNING-FREE EDGE CONTACT MONOLAYER MOS$_2$ FET 39
Terry Y. T. Hung; Shih-Yun Wang; Chih-Piao Chuu; Yun-Yan Chung; Ang-Sheng Chou; Feng-Shew Huang; Tac Chen; Ming-Yang Li; Chao-Ching Cheng; Jin Cai; Chao-Hsin Chien; Wen-Hao Chang; H.-S. Philip Wong; Lain-Jong Li

SUB-1NM EOT WS$_2$-FET WITH I$_{DS}$ > 600µA/µM AT V$_{DS}$=1V AND SS < 70MV/DEC AT L$_G$=40NM 43
Chin-Sheng Pang; Peng Wu; Joerg Appenzeller; Zhihong Chen

SUB-0.5 NM INTERFACIAL DIELECTRIC ENABLES SUPERIOR ELECTROSTATICS: 65 MV/DEC TOP-GATED CARBON NANOTUBE FETS AT 15 NM GATE LENGTH 47
G. Pitner; Z. Zhang; Q. Lin; S.-K Su; C. Gilardi; C. Kuo; H. Kashyap; T. Weiss; Z. Yu; T. -A. Chao; L.-J. Li; S. Mitra; H.-S. P. Wong; J. Cai; A. Kummel; P. Bandaru; M. Passlack

DUAL GATE SYNTHETIC WS$_2$ MOSFETS WITH 120µS/µM GM 2.7µF/CM^2 CAPACITANCE AND AMBIPOLAR CHANNEL 51
Dennis Lin; Xiangyu Wu; Daire Cott; Devin Verreck; Benjamin Groven; Stephanie Sergeant; Quentin Smets; Surajit Sutar; Inge Asselberghs; Iuliana Radu

MULTISCALE SIMULATION OF FERROELECTRIC TUNNEL JUNCTION MEMORY ENABLED BY VAN DER WAALS HETEROJUNCTION: COMPARISON TO EXPERIMENT AND PERFORMANCE PROJECTION 55
Ning Yang; Hung-Yu Chen; Jiangbin Wu; Tong Wu; Jun Cao; X. Ling; H. Wang; J. Guo

FERROELECTRIC SWITCHING IN FEFET: PHYSICS OF THE ATOMIC MECHANISM AND SWITCHING DYNAMICS IN HFZRO$_X$, HFO$_2$ WITH OXYGEN VACANCIES AND SI DOPANTS 59
Sergiu Clima; B. J. O'Sullivan; N. Ronchi; M. G. Bardon; K. Banerjee; G. Van Den Bosch; G. Pourtois; J. Van Houdt

FERROELECTRIC THICKNESS DEPENDENT DOMAIN INTERACTIONS IN FEFETS FOR MEMORY AND LOGIC: A PHASE-FIELD MODEL BASED ANALYSIS 63
A. K. Saha; M. Si; K. Ni; S. Datta; P. D. Ye; S. K. Gupta

EXAMINATION OF THE INTERPLAY BETWEEN POLARIZATION SWITCHING AND CHARGE TRAPPING IN FERROELECTRIC FET 67
Shan Deng; Zhouhang Jiang; Sourav Dutta; Huacheng Ye; Wriddhi Chakraborty; Santosh Kurinec; Suman Datta; Kai Ni

DEPOLARIZATION FIELD INDUCED INSTABILITY OF POLARIZATION STATES IN HFO$_2$ BASED FERROELECTRIC FET 71
Zheng Wang; Muhammad Mainul Islam; Panni Wang; Shan Deng; Shimeng Yu; Asif Islam Khan; Kai Ni

BEOL-COMPATIBLE MULTIPLE METAL-FERROELECTRIC-METAL (M-MFM) FETS DESIGNED FOR LOW VOLTAGE (2.5 V), HIGH DENSITY, AND EXCELLENT RELIABILITY 75
Meng-Hui Yan; Ming-Hung Wu; Hsin-Hui Huang; Yu-Hao Chen; Yueh-Hua Chu; Tian-Li Wu; Po-Chun Yeh; Chih-Yao Wang; Yu-De Lin; Jian-Wei Su; Pei-Jer Tzeng; Shyh-Shyuan Sheu; Wei-Chung Lo; Chih-I Wu; Tuo-Hung Hou

DEVELOPMENT OF HIGH-VOLTAGE VERTICAL GAN PN DIODES 79

R. J. Kaplar; B. P. Gunning; A. A. Allerman; M. H. Crawford; J. D. Flicker; A. M. Armstrong; L. Yates; A. T. Binder; J. R. Dickerson; G. Pickrell; P. Sharps; T. Anderson; J. Gallagher; A. Jacobs; A. Koehler; M. Tadjer; K. Hobart; M. Ebrish; M. Porter; R.

DEMONSTRATION OF A ~40 KV SI VACUUM TRANSISTOR AS A PRACTICAL HIGH FREQUENCY AND POWER DEVICE 83

W. Chern; G. Rughoobur; A. Zubair; N. Karaulac; A. Cramer; R. Gupta; T. Palacios; A. Akinwande

3.3 KV BACK-GATE-CONTROLLED IGBT (BC-IGBT) USING MANUFACTURABLE DOUBLE-SIDE PROCESS TECHNOLOGY 87

T. Saraya; K. Itou; T. Takakura; M. Fukui; S. Suzuki; K. Takeuchi; M. Tsukuda; K. Satoh; T. Matsudai; K. Kakushima; T. Hoshii; K. Tsutsui; H. Iwai; A. Ogura; W. Saito; S. Nishizawa; I. Omura; H. Ohashi; T. Hiramoto

5 KV MULTI-CHANNEL ALGAN/GAN POWER SCHOTTKY BARRIER DIODES WITH JUNCTION-FIN-ANODE 91

M. Xiao; Y. Ma; Z. Du; X. Yan; R. Zhang; K. Cheng; K. Liu; A. Xie; E. Beam; Y. Cao; H. Wang; Y. Zhang

FIELD-INDUCED ACCEPTOR IONIZATION IN ENHANCEMENT-MODE GAN P-MOSFETS 95

Nadim Chowdhury; Qingyun Xie; John Niroula; Nitul S. Rajput; Kai Cheng; Han Wui Then; Tomás Palacios

DIAMOND SEMICONDUCTOR DEVICES, STATE-OF-THE-ART OF MATERIAL GROWTH AND DEVICE PROCESSING 99

H. Umezawa

PAST AND FUTURE OF 3D FLASH 103

Johann Alsmeier; Masaaki Higashitani; Sunhom Steve Paak; Siva Sivaram

CAPACITANCE BOOSTING BY ANTI-FERROELECTRIC BLOCKING LAYER IN CHARGE TRAP FLASH MEMORY DEVICE 107

Eui Joong Shin; Sung Won Shin; Seung Hwan Lee; Tae In Lee; Min Ju Kim; Hyun Jun Ahn; Jae Hwan Kim; Wan Sik Hwang; Jaeduk Lee; Byung Jin Cho

A VERTICAL SPLIT-GATE FLASH MEMORY FEATURING HIGH-SPEED SOURCE-SIDE INJECTION PROGRAMMING, READ DISTURB FREE, AND 100K ENDURANCE FOR EMBEDDED FLASH (EFLASH) SCALING AND COMPUTING-IN-MEMORY (CIM) 111

Tzu-Hsuan Hsu; Hang-Ting Lue; Po-Kai Hsu; Teng-Hao Yeh; Pei-Ying Du; Guan-Ru Lee; Chia-Jung Chiu; Keh-Chung Wang; Chih-Yuan Lu

3D AND: A 3D STACKABLE FLASH MEMORY ARCHITECTURE TO REALIZE HIGH-DENSITY AND FAST-READ 3D NOR FLASH AND STORAGE-CLASS MEMORY 115

Hang-Ting Lue; Guan-Ru Lee; Teng-Hao Yeh; Tzu-Hsuan Hsu; Chieh Roger Lo; Cheng-Lin Sung; Wei-Chen Chen; Chia-Tze Huang; Kuan-Yuan Shen; Meng-Yen Wu; Pishan Tseng; Min-Feng Hung; Chia-Jung Chiu; Kuang-Yeu Hsieh; Keh-Chung Wang; Chih-Yuan Lu

INDUSTRY'S FIRST RECESSED GATE TRANSISTOR TECHNOLOGY FOR SENSE AMPLIFER CIRCUIT IN DRAM: PHENOMENA OF RANDOMLY THRESHOLD VOLTAGE HIGH FLYING AND SUBTHRESHOLD SWING DEGRADATION 119

Dongyean Oh; Heejung Yang; Seonyong Cha; Seungchul Lee; Sungkye Park; Jinkook Kim

A STACKED EMBEDDED DRAM ARRAY FOR LPDDR4/4X USING HYBRID BONDING 3D INTEGRATION WITH 34GB/S/1GB 0.88PJ/B LOGIC-TO-MEMORY INTERFACE 123

Bai Fujun; Jiang Xiping; Wang Song; Yu Bing; Tan Jie; Zuo Fengguo; Wang Chunjuan; Wang Fan; Long Xiaodong; Yu Guoqing; Fu Ni; Li Qiannan; Li Hua; Wang Kexin; Duan Huifu; Bai Liang; Jia Xuerong; Li Jin; Li Mei; Wang Zhengwen; Hu Sheng; Zhou Jun; Zhan Qiong

ELECTRICALLY RECONFIGURABLE ACTIVE METASURFACE FOR 3D DISTANCE RANGING 127

Sun Il Kim; Junghyun Park; Byung Gil Jeong; Duhyun Lee; Jungwoo Kim; Changgyun Shin; Chang Bum Lee; Tatsuhiro Otsuka; Sangwook Kim; Ki-Yeon Yang; Yong-Young Park; Jisan Lee; Inoh Hwang; Jaeduck Jang; Kyoungho Ha; Hyuck Choo; Byoung Lyong Choi; Sung-Woo Hw

SINGLE-CHIP BEAM SCANNER WITH INTEGRATED LIGHT SOURCE FOR REAL-TIME LIGHT DETECTION AND RANGING 131

Jisan Lee; Dongjae Shin; Bongyong Jang; Hyunil Byun; Changbum Lee; Changgyun Shin; Inoh Hwang; Dongshik Shim; Eunkyung Lee; Jinmyung Kim; Kyunghyun Son; Tatsuhiro Otsuka; Kyoungho Ha; Hyuck Choo

GE PHOTODIODE WITH -3 DB OE BANDWIDTH OF 110 GHZ FOR PIC AND EPIC PLATFORMS 135

S. Lischke; A. Peczek; F. Korndörfer; C. Mai; H. Haisch; M. Koenigsmann; M. Rudisile; D. Steckler; F. Goetz; M. Fraschke; S. Marschmeyer; A. Krüger; Y. Yamamoto; D. Schmidt; U. Saarow; P. Heinrich; A. Kroh; M. A. Schubert; J. Katzer; P. Kulse; A. Trusch;

PROSPECTS FOR PHOTONIC IMPLEMENTATIONS OF NEUROMORPHIC DEVICES AND SYSTEMS 139

B. J. Offrein; J. Geler-Kremer; J. Weiss; R. Dangel; P. Stark; A. Sharma; Stefan Abel; F. Horst

ON-CHIP PHASE CHANGE OPTICAL MATRIX MULTIPLICATION CORE 143

Xuan Li; Nathan Youngblood; Wen Zhou; Johannes Feldmann; Jacob Swett; Samarth Aggarwal; A. Sebastian; C. David Wright; Wolfram Pernice; Harish Bhaskaran

THE MEMRISTOR LASER 147

B. Tossoun; X. Sheng; J. P. Strachan; D. Liang

PLASMONICS: BREAKING THE BARRIERS OF SILICON PHOTONICS FOR HIGH-PERFORMANCE CHIP-TO-CHIP INTERCONNECTS 151

Charles Lin; Divya Prasad; Saurabh Sinha; Brian Cline; Amr S. Helmy

GAN-ON-SI MM-WAVE RF DEVICES INTEGRATED IN A 200MM CMOS COMPATIBLE 3-LEVEL CU BEOL 155

B. Parvais; A. Alian; U. Peralagu; R. Rodriguez; S. Yadav; A. Khaled; R. Y. Elkashlan; V. Putcha; A. Sibaja-Hernandez; M. Zhao; P. Wambacq; N. Collaert; N. Waldron

SUBSTRATE RF LOSSES AND NON-LINEARITIES IN GAN-ON-SI HEMT TECHNOLOGY 159

S. Yadav; P. Cardinael; M. Zhao; K. Vondkar; A. Khaled; R. Rodriguez; B. Vermeersch; S. Makovejev; E. Ekoga; A. Pottrain; N. Waldron; J.-P. Raskin; B. Parvais; N. Collaert

GAN/ALN P-CHANNEL HFETS WITH I_{MAX} >420 MA/MM AND ~20 GHZ f_T / f_{MAX} 163

K. Nomoto; R. Chaudhuri; S. J. Bader; L. Li; A. Hickman; S. Huang; H. Lee; T. Maeda; H. W. Then; M. Radosavljevic; P. Fischer; A. Molnar; J. C. M. Hwang; H. G. Xing; D. Jena

L_G = 19 NM $IN_{0.8}GA_{0.2}AS$ COMPOSITE-CHANNEL HEMTS WITH F_T = 738 GHZ AND F_{MAX} = 492 GHZ 167

Hyeon-Bhin Jo; Seung-Won Yun; Jun-Gyu Kim; Do-Young Yun; In-Geun Lee; Dae-Hyun Kim; Tae-Woo Kim; Sang-Kuk Kim; Jacob Yun; Ted Kim; Takuya Tsutsumi; Hiroki Sugiyama; Hideaki Matsuzaki

BALLISTIC MOBILITY AND INJECTION VELOCITY IN NANOSCALE INGAAS FINFETS 171

Xiaowei Cai; Alon Vardi; Jesús Grajal; Jesús A. Del Alamo

A FAST WAFER LEVEL RELIABILITY (FWLR) MONITORING CONCEPT AS A CONTINUOUS RELIABILITY INDICATOR FOR WAFER MASS PRODUCTION 175

A. Martin; A. Mitchell; M. Traving; S. Wegner; A. Norman-Elvenich; H. Mayr; H. Nielen

A RELIABILITY ENHANCED 5NM CMOS TECHNOLOGY FEATURING 5TH GENERATION FINFET WITH FULLY-DEVELOPED EUV AND HIGH MOBILITY CHANNEL FOR MOBILE SOC AND HIGH PERFORMANCE COMPUTING APPLICATION 179

J. C. Liu; S. Mukhopadhyay; Amit Kundu; S. H. Chen; H. C. Wang; D. S. Huang; J. H. Lee; M. I. Wang; Ryan Lu; S. S. Lin; Y. M. Chen; H. L. Shang; P. W. Wang; H. C. Lin; Geoffrey Yeap; Jun He

RELIABILITY ON EVOLUTIONARY FINFET CMOS TECHNOLOGY AND BEYOND 183

Kihyun Choi; Hyun Chul Sagong; Minjung Jin; Jiang Hai; Miji Lee; Taeyoung Jeong; Myung Soo Yeo; Hyewon Shim; Da Ahn; Wooyeon Kim; Yongjeung Kim; Junekyun Park; Hwasung Rhee; Euncheol Lee

CHARACTERIZATION SCHEME FOR PLASMA-INDUCED DEFECT CREATION DUE TO STOCHASTIC LATERAL STRAGGLING IN SI SUBSTRATES FOR ULTRA-LOW LEAKAGE DEVICES 187

Y. Sato; T. Yamada; K. Nishimura; M. Yamasaki; M. Murakami; K. Urabe; K. Eriguchi

AN IMPROVED MODEL ON BURIED-OXIDE DAMAGE FOR TOTAL-IONIZING-DOSE EFFECT ON HV SOI LDMOS 191

Zhangyi'An Yuan; Ming Qiao; Xinjian Li; Xin Zhou; Zhaoji Li; Bo Zhang

MULTIPHONON-ELECTRON COUPLING ENHANCED DEFECT GENERATION AND BREAKDOWN MECHANISM IN MOL NEW SPACER DIELECTRICS FOR 7NM/5NM TECHNOLOGY NODES AND BEYOND 195

Ernest Wu; Richard Southwick; Sanjay Mehta; Baozhen Li; Miaomiao Wang

CUSTOM SILICON AT FACEBOOK: A DATACENTER INFRASTRUCTURE PERSPECTIVE ON VIDEO TRANSCODING AND MACHINE LEARNING 199

Prahlad Venkatapuram; Zhao Wang; Chandra Mallipedi

MEMORY TECHNOLOGY: INNOVATIONS NEEDED FOR CONTINUED TECHNOLOGY SCALING AND ENABLING ADVANCED COMPUTING SYSTEMS 203

Naga Chandrasekaran; Nirmal Ramaswamy; Chandra Mouli

MRAM IN MICROCONTROLLER AND MICROPROCESSOR PRODUCT APPLICATIONS 211

Thomas Jew

28-NM 0.08 MM^2/MB EMBEDDED MRAM FOR FRAME BUFFER MEMORY 215

S. H. Han; J. M. Lee; H. M. Shin; J. H. Lee; K. S. Suh; K. T. Nam; B. S. Kwon; M. K. Cho; J. Lee; J. H. Jeong; J. H. Park; S. C. Oh; S. O. Park; S. H. Hwang; S. Pyo; H. T. Jung; Y. Ji; J. H. Bak; D. S. Kim; W. S. Ham; Y. J. Kim; K. Lee; Y. J. Song; G. H.

JEDEC-QUALIFIED HIGHLY RELIABLE 22NM FD-SOI EMBEDDED MRAM FOR LOW-POWER INDUSTRIAL-GRADE, AND EXTENDED PERFORMANCE TOWARDS AUTOMOTIVE-GRADE-1 APPLICATIONS 219

V. B. Naik; K. Yamane; T. Y. Lee; J. Kwon; R. Chao; J. H. Lim; N. L. Chung; B. Behin-Aein; L. Y. Hau; D. Zeng; Y. Otani; C. Chiang; Y. Huang; L. Pu; S. H. Jang; W. P. Neo; H. Dixit; S. K L. C. Goh; E. H. Toh; T. Ling; J. Hwang; J. W. Ting; R. Low; L. Zhan

A REFLOW-CAPABLE, EMBEDDED 8MB STT-MRAM MACRO WITH 9NS READ ACCESS TIME IN 16NM FINFET LOGIC CMOS PROCESS 223

Yi-Chun Shih; Chia-Fu Lee; Yen-An Chang; Po-Hao Lee; Hon-Jarn Lin; Yu-Lin Chen; Chieh-Pu Lo; Ku-Feng Lin; Tien-Wei Chiang; Yuan-Jen Lee; Kuei-Hung Shen; Roger Wang; Wayne Wang; Harry Chuang; Eric Wang; Yu-Der Chih; Jonathan Chang

A 14 NM EMBEDDED STT-MRAM CMOS TECHNOLOGY 227

D. Edelstein; M. Rizzolo; D. Sil; A. Dutta; J. Debrosse; M. Wordeman; A. Arceo; I. C. Chu; J. Demarest; E. R. J. Edwards; E. R. Evarts; J. Fullam; A. Gasasira; G. Hu; M. Iwatake; R. Johnson; V. Katragadda; T. Levin; J. Li; Y. Liu; C. Long; T. Maffitt; S.

ADVANCED MTJ STACK ENGINEERING OF STT-MRAM TO REALIZE HIGH SPEED APPLICATIONS 231

T. Y. Lee; K. Yamane; Y. Otani; D. Zeng; J. Kwon; J. H. Lim; V. B. Naik; L. Y. Hau; R. Chao; N. L. Chung; T. Ling; S. H. Jang; L. C. Goh; J. Hwang; L. Zhang; R. Low; N. Balasankaran; F. Tan; J. W. Ting; J. Chang; C. S. Seet; S. Ong; Y. S. You; S. T. Woo;

HIGH DRIVE AND LOW LEAKAGE CURRENT MBC FET WITH CHANNEL THICKNESS 1.2NM/0.6NM 235

Xiaohe Huang; Chunsen Liu; Zhaowu Tang; Senfeng Zeng; Liwei Liu; Xiang Hou; Huawei Chen; Jiayi Li; Yu-Gang Jiang; David Wei Zhang; Peng Zhou

3D INTEGRATION OF VERTICAL-STACKING OF MOS_2 AND SI CMOS FEATURING EMBEDDED 2T1R CONFIGURATION DEMONSTRATED ON FULL WAFERS 239

C. J. Su; M. K. Huang; K. S. Lee; V. P. H. Hu; Y. F. Huang; B. C. Zheng; C. H. Yao; N. C. Lin; K. H. Kao; T. C. Hong; P. J. Sung; C. T. Wu; T. Y. Yu; K. L. Lin; Y. C. Tseng; C. L. Lin; Y. J. Lee; T. S. Chao; J. Y. Li; W. F. Wu; J. M. Shieh; Y. H. Wang; W.

0.5T0.5R - INTRODUCING AN ULTRA-COMPACT MEMORY CELL ENABLED BY SHARED GRAPHENE EDGE-CONTACT AND H-BN INSULATOR 243

Chao-Hui Yeh; Dujiao Zhang; Wei Cao; Kaustav Banerjee

SCALING MOS$_2$ NCFET TO 83 NM WITH RECORD-LOW RATIO OF SS$_{AVE}$/SS$_{REF.}$=0.177 AND MINIMUM 20 MV HYSTERESIS 247
Guanhua Yang; Jiebin Niu; Congyan Lu; Rongrong Cao; Jiawei Wang; Ying Zhao; Xichen Chuai; Mengmeng Li; Di Geng; Nianduan Lu; Qi Liu; Ling Li; Ming Liu

MONOLAYER MOS$_2$ STEEP-SLOPE TRANSISTORS WITH RECORD-HIGH SUB-60-MV/DECADE CURRENT DENSITY USING DIRAC-SOURCE ELECTRON INJECTION 251
Maomao Liu; Hemendra Nath Jaiswal; Simran Shahi; Sichen Wei; Yu Fu; Chaoran Chang; Anindita Chakravarty; Fei Yao; Huamin Li

THE DEMONSTRATION OF CARBON NANO-TUBES (CNTS) AS A PROMISING HIGH ASPECT RATIO (>25) THROUGH SILICON VIAS (TSVS) MATERIAL FOR THE VERTICAL CONNECTION IN THE HIGH DENSE 3DICS 255
P.-Y. Lu; C.-M. Yen; S.-Y. Chang; Y.-J. Feng; C. Lien; C.-W. Hu; C.-W. Yao; M.-H. Lee; M.-H. Liao

THERMAL MODELING OF 3D POLYLITHIC INTEGRATION AND IMPLICATIONS ON BEOL RRAM PERFORMANCE 259
Ankit Kaul; Xiaochen Peng; Sreejith Kochupurackal Rajan; Shimeng Yu; Muhannad S. Bakir

ATOMIC-DEVICE HYBRID MODELING OF RELAXATION EFFECT IN ANALOG RRAM FOR NEUROMORPHIC COMPUTING 263
Feng Xu; Bin Gao; Yue Xi; Jianshi Tang; Huaqiang Wu; He Qian

MODELING OF VIRGIN STATE AND FORMING OPERATION IN EMBEDDED PHASE CHANGE MEMORY (PCM) 267
M. Baldo; O. Melnic; M. Scuderi; G. Nicotra; M. Borghi; E. Petroni; A. Motta; P. Zuliani; A. Redaelli; D. Ielmini

TECHNOLOGY-ARRAY-ALGORITHM CO-OPTIMIZATION OF RRAM FOR STORAGE AND NEUROMORPHIC COMPUTING: DEVICE NON-IDEALITIES AND THERMAL CROSS-TALK 271
Yimao Cai; Zongwei Wang; Zhizhen Yu; Yaotian Ling; Qingyu Chen; Yunfan Yang; Shengyu Bao; Lindong Wu; Lin Bao; Runsheng Wang; Ru Huang

TCAD DEVICE TECHNOLOGY CO-OPTIMIZATION WORKFLOW FOR MANUFACTURABLE MRAM TECHNOLOGY 275
Hemant Dixit; Vinayak Bharat Naik; Kazutaka Yamane; Taeyoung Lee; Jae-Hyun Kwon; Behtash Behin-Aein; Steven Soss; William J. Taylor

SPIN-ORBIT-TORQUE MATERIAL EXPLORATION FOR MAXIMUM ARRAY-LEVEL READ/WRITE PERFORMANCE 279
Yu-Ching Liao; Piyush Kumar; Mahendra Dc; Xiang Li; Delin Zhang; Jian-Ping Wang; Shan X. Wang; Daniel C. Ralph; A. Naeemi

NEURO-ELECTRONIC DEVICES AND NANOTOOLS TO INTERACT WITH NEURONAL NETWORKS 283
S. Martinoia; A. Andolfi; L. Muzzi; M. Pisano; A. Spanu; R. Raiteri

THIN-FILM TRANSISTOR PLATFORM FOR ELECTROPHYSIOLOGICAL AND ELECTROCHEMICAL CHARACTERIZATION OF BIOLOGICAL CELLS 287
A.-C. Eiler; P.-M. Faure; J. Sugita; S. Ihida; D. Zhu; Y. Sakai; K. Fujiu; K. Komori; H. Toshiyoshi; A. Tixier-Mita

HIGH-RESOLUTION NEUROSTIMULATION AND OPTOGENETIC ELECTROPHYSIOLOGY WITH PEDOT:PSS-COATED GRAPHENE 291
F. Sun; Z. Xiong; J. Park; G. Xu

FLEXIBLE BOOTSTRAPPED CASCODE SYSTEM WITH FEEDBACK FOR CAPACITIVE THROUGH-SUBSTRATE ELECTRIC POTENTIAL MEASUREMENTS WITH A 55 DB RELATIVE GAIN 295
J. C. Costa; A. Pouryazdan; R. J. Prance; H. Prance; N. Münzenrieder

NANOPHOTONIC SENSOR IMPLANTS WITH 3D HYBRID PERIODIC-AMORPHOUS PHOTONIC CRYSTALS FOR WIDE-ANGLE MONITORING OF LONG-TERM IN-VIVO INTRAOCULAR PRESSURE 299
R. H. Siddique; L. Liedtke; H. Park; S. Y. Lee; H. Raniwala; D. Y. Park; D. H. Lim; H. Choo

A HIGH-DENSITY LOGIC-ON-LOGIC 3DIC DESIGN USING FACE-TO-FACE HYBRID WAFER-BONDING ON 12NM FINFET PROCESS 303
S. Sinha; S. Hung; D. Fisher; X. Xu; C. Chao; P. Chandupatla; F. Frederick; H. Perry; D. Smith; A. Cestero; J. Safran; V. Ayyavu; M. Bhargava; R. Mathur; D. Prasad; R. Katz; A. Kinsbruner; J. Garant; J. Lubguban; S. Knickerbocker; V. Soler; B. Cline; R. Ch

3D-OPTIMIZED SRAM MACRO DESIGN AND APPLICATION TO MEMORY-ON-LOGIC 3D-IC AT ADVANCED NODES 307
R. Chen; P. Weckx; S. M. Salahuddin; S.-W. Kim; G. Sisto; G. Van Der Plas; M. Stucchi; R. Baert; P. Debacker; M. H. Na; J. Ryckaert; D. Milojevic; E. Beyne

HOW 3D INTEGRATION TECHNOLOGIES ENABLE ADVANCED COMPUTE NODE FOR EXASCALE-LEVEL HIGH PERFORMANCE COMPUTING? 311
D. Dutoit; P. Coudrain; P.-Y. Martinez; P. Vivet; J. Charbonnier; A. Garnier; D. Lattard; S. Chéramy; E. Guthmuller; A. Philippe; Y. Thonnart; F. Clermidy

SYSTEM EXPLORATION AND TECHNOLOGY DEMONSTRATION OF 3D WAFER-TO-WAFER INTEGRATED STT-MRAM BASED CACHES FOR ADVANCED MOBILE SOCS 315
M. Perumkunnil; F. Yasin; S. Rao; S. M. Salahuddin; D. Milojevic; G. Van Der Plas; J. Ryckaert; Eric Beyne; A. Furnémont; G. S. Kar

FIRST DEMONSTRATION OF HETEROGENOUS COMPLEMENTARY FETS UTILIZING LOW-TEMPERATURE (200 °C) HETERO-LAYERS BONDING TECHNIQUE (LT-HBT) 319
T.-Z. Hong; W.-H. Chang; A. Agarwal; Y.-T. Huang; C.-Y. Yang; T.-Y. Chu; H.-Y. Chao; Y. Chuang; S.-T. Chung; J.-H. Lin; S.-M. Luo; C.-J. Tsai; M.-J. Li; X.-R. Yu; N.-C. Lin; T.-C. Cho; P.-J. Sung; C.-J. Su; G.-L. Luo; F.-K. Hsueh; K.-L. Lin; H. Ishii; T.

LOW TEMPERATURE AND ION-CUT BASED MONOLITHIC 3D PROCESS INTEGRATION PLATFORM INCORPORATED WITH CMOS, RRAM AND PHOTO-SENSOR CIRCUITS 323
Hoonhee Han; Rino Choi; Seong-Ook Jung; Sung Woo Chung; Byung Jin Cho; S. C. Song; Changhwan Choi

A 4.6μM, 512×512, ULTRA-LOW POWER STACKED DIGITAL PIXEL SENSOR WITH TRIPLE QUANTIZATION AND 127DB DYNAMIC RANGE ... 327
Chiao Liu; Lyle Bainbridge; Andrew Berkovich; Song Chen; Wei Gao; Tsung-Hsun Tsai; Kazuya Mori; Rimon Ikeno; Masayuki Uno; Toshiyuki Isozaki; Yu-Lin Tsai; Isao Takayanagi; Junichi Nakamura

A 0.8 μM NONACELL FOR 108 MEGAPIXELS CMOS IMAGE SENSOR WITH FD-SHARED DUAL CONVERSION GAIN AND 18,000E- FULL-WELL CAPACITANCE ... 331
Youngsun Oh; Munhwan Kim; Wonchul Choi; Hana Choi; Honghyun Jeon; Junho Seok; Yujung Choi; Jaejin Jung; Kwisung Yoo; Donghyuk Park; Yitae Kim; Kyung-Min Koh; Jesuk Lee; Chang-Rok Moon; Jungchak Ahn

A 64M CMOS IMAGE SENSOR USING 0.7UM PIXEL WITH HIGH FWC AND SWITCHABLE CONVERSION GAIN ... 335
Y. Jay Jung; Vincent C. Venezia; Sangjoo Lee; Chun Yung Ai; Yibo Zhu; King W. Yeung; Geunsook Park; Woonil Choi; Zhiqiang Lin; Wu-Zang Yang; Alan Chih-Wei Hsiung; Lindsay Grant

A GLOBAL SHUTTER WIDE DYNAMIC RANGE SOFT X-RAY CMOS IMAGE SENSOR WITH BSI PINNED PHOTODIODE, TWO-STAGE LOFIC AND VOLTAGE DOMAIN MEMORY BANK ... 339
H. Shike; R. Kuroda; R. Kobayashi; M. Murata; Y. Fujihara; M. Suzuki; T. Shibaguchi; N. Kuriyama; J. Miyawaki; T. Harada; Y. Yamasaki; T. Watanabe; Y. Harada; S. Sugawa

IMAGING IN SHORT-WAVE INFRARED WITH 1.82 μM PIXEL PITCH QUANTUM DOT IMAGE SENSOR ... 343
Jiwon Lee; Epimitheas Georgitzikis; Yunlong Li; Ziduo Lin; Jihoon Park; Itai Lieberman; David Cheyns; Murali Jayapala; Andy Lambrechts; Steven Thijs; Richard Stahl; Pawel E. Malinowski

A BACK ILLUMINATED 10μM SPAD PIXEL ARRAY COMPRISING FULL TRENCH ISOLATION AND CU-CU BONDING WITH OVER 14% PDE AT 940NM ... 347
K. Ito; Y. Otake; Y. Kitano; A. Matsumoto; J. Yamamoto; T. Ogasahara; H. Hiyama; R. Naito; K. Takeuchi; T. Tada; K. Takabayashi; H. Nakayama; K. Tatani; T. Hirano; T. Wakano

PORTABLE MULTI-SPECTRAL IMAGING: DEVICES, VERTICAL INTEGRATION, AND APPLICATIONS ... 351
Alberto Valdes-Garcia; Petar Pepeljugoski; Ivan Duran; Jean-Olivier Plouchart; Mark Yeck; Huijuan Liu

MILLIMETER-WAVE BAND CMOS RF PHASED-ARRAY TRANSCEIVER IC DESIGNS FOR 5G APPLICATIONS ... 355
H.-C. Park; D. Kang; J. Lee; D. Minn; Y. Aoki; K. Kim; S. Lee; D. Lee; S. Kim; J. Kim; W. Lee; C. Kim; S. Park; J. Park; B. Suh; J. Jang; M. Kim; K. Min; S. Jeon; A.-S. Ryu; Y. Kim; J. H. Lee; J. Son; S.-G. Yang

SI AND SOI CMOS TECHNOLOGIES FOR MILLIMETER WAVE WIRELESS APPLICATIONS ... 359
B. Martineau; D. Belot

MMWAVE AND SUB-THZ TECHNOLOGY DEVELOPMENT IN INTEL 22NM FINFET (22FFL) PROCESS ... 363
Qiang Yu; Said Rami; James Waldemer; Yunzhe Ma; Vijaya Neeli; Jeffrey Garrett; Guannan Liu; Jabeom Koo; Mauricio Marulanda; Saurabh Morarka; Surej Ravikumar; Yi-Shin Yeh; Jessica Chou; Thomas Brown; Triveni Rane; Carlos Nieva; Dyan Ali; Sameer Joglekar; M

ORGANIC PACKAGE SUBSTRATES USING LITHOGRAPHIC VIA TECHNOLOGY FOR RF TO THZ APPLICATIONS ... 367
A. Aleksov; G. Dogiamis; T. Kamgaing; A. Elsherbini; J. Swan; K. Darmawikarta; S. Boyapati; J. Holloway; R. Han

SURFACE WAVE AND LAMB WAVE ACOUSTIC DEVICES ON HETEROGENOUS SUBSTRATE FOR 5G FRONT-ENDS ... 371
Hongyan Zhou; Shibin Zhang; Zhongxu Li; Kai Huang; Pengcheng Zheng; Jinbo Wu; Chen Shen; Liping Zhang; Tiangui You; Lianghui Zhang; Kang Liu; Huarui Sun; Hongtao Xu; Xiaomeng Zhao; Xin Ou

HFO$_2$-BASED FEFET AND FTJ FOR FERROELECTRIC-MEMORY CENTRIC 3D LSI TOWARDS LOW-POWER AND HIGH-DENSITY STORAGE AND AI APPLICATIONS ... 375
Masumi Saitoh; Reika Ichihara; Marina Yamaguchi; Kunifumi Suzuki; Keisuke Takano; Keisuke Akari; Kota Takahashi; Yuta Kamiya; Kazuhiro Matsuo; Yuuichi Kamimuta; Kiwamu Sakuma; Kensuke Ota; Shosuke Fujii

IMPLICATION OF CHANNEL PERCOLATION IN FERROELECTRIC FETS FOR THRESHOLD VOLTAGE SHIFT MODELING ... 379
Y. Xiang; M. Garcia Bardon; B. Kaczer; Md N. K. Alam; L.-A. Ragnarsson; G. Groeseneken; J. Van Houdt

A NOVEL HYBRID HIGH-SPEED AND LOW POWER ANTIFERROELECTRIC HSO BOOSTED CHARGE TRAP MEMORY FOR HIGH-DENSITY STORAGE ... 383
T. Ali; K. Mertens; R. Olivo; M. Rudolph; S. Oehler; K. Kühnel; D. Lehninger; F. Müller; M. Lederer; R. Hoffmann; P. Schramm; K. Biedermann; Alireza M. Kia; J. Metzger; R. Binder; M. Czernohorsky; T. Kämpfe; J. Müller; K. Seidel; J. Van Houdt; L. M. Eng

IMPACT OF OXYGEN VACANCY CONTENT IN FERROELECTRIC HZO FILMS ON THE DEVICE PERFORMANCE ... 387
T. Mittmann; M. Materano; S.-C. Chang; I. Karpov; T. Mikolajick; U. Schroeder

HIGH SPEED MEMORY OPERATION IN CHANNEL-LAST, BACK-GATED FERROELECTRIC TRANSISTORS ... 391
Abhishek A. Sharma; Brian Doyle; Hui Jae Yoo; I-Cheng Tung; Jack Kavalieros; Matthew V. Metz; Miriam Reshotko; Prashant Majhi; Tobias Brown-Heft; Yu-Jin Chen; Van H. Le

APPLICATION AND BENEFITS OF TARGET PROGRAMMING ALGORITHMS FOR FERROELECTRIC HFO$_2$ TRANSISTORS ... 395
H. Zhou; J. Ocker; A. Padovani; M. Pesic; M. Trentzsch; S. Dünkel; H. Mulaosmanovic; S. Slesazeck; Luca Larcher; S. Beyer; S. Müller; T. Mikolajick

SYMBIOSIS OF SEMICONDUCTORS, AI AND QUANTUM COMPUTING ... 399
S. W. Hwang; S. Han; W. Lee; W. Chang; J. H. Song; S. J. Kim; S. Park; H. J. Shin; J. Heo; Y. S. Choi; T. Ha; D. Lee; H. Lee; J. Lee; R. Ashcraft; G. H. Koh; H. K. Kang

PERFORMANCE-POWER MANAGEMENT AWARE STATE-OF – THE-ART 5NM FINFET DESIGN(5LPE) WITH DUAL CPP FROM MOBILE TO HPC APPLICATION ... 405
Jaehun Jeong; Young Gun Ko; Kihwang Son; Sung Won Kim; Ju Youn Kim; Jeongmin Choi; Hyungjong Lee; Ho Lee; Sihyung Lee; Chunghwan Shin; Heebum Hong; Sung-Il Jo; Youngho Lee; Byungha Choi; Jaechul Kim; Minseong Lee; Kyunghoon Jung; Yuri Yasuda-Masuoka; Jong

BURIED BITLINE FOR SUB-5NM SRAM DESIGN 409

R. Mathur; M. Bhargava; S. Salahuddin; P. Schuddinck; J. Ryckaert; S. Annamalai; A. Gupta; Y. K. Chong; S. Sinha; B. Cline; J. P. Kulkarni

BURIED POWER RAIL SCALING AND METAL ASSESSMENT FOR THE 3 NM NODE AND BEYOND 413

A. Gupta; O. Varela Pedreira; Z. Tao; H. Mertens; D. Radisic; N. Jourdan; K. Devriendt; N. Heylen; S. Wang; B. Chehab; D. Jang; G. Hellings; F. Sebaai; C. Lorant; L. Teugels; A. Peter; B. T. Chan; F. Schleicher; I. Demonie; P. Marien; A. Sepúlveda; O. Richard; N. Nagesh; A. Lesniewska, F. Lazzarino; J. Ryckaert; P. Morin; E. Altamirano-Sanchez, G. Murdoch; J. Bommels; S. Demuynck, M. H. Na; Z. Tokei, S. Biesemans, E. Dentoni Litta; N. Horiguchi

INTERCONNECT SCALING CHALLENGES, AND OPPORTUNITIES TO ENABLE SYSTEM-LEVEL PERFORMANCE BEYOND 30 NM PITCH 417

Griselda Bonilla; N. Lanzillo; C.-K. Hu; C. J. Penny; A. Kumar

SUPERVIA PROCESS INTEGRATION AND RELIABILITY COMPARED TO STACKED VIAS USING BARRIERLESS RUTHENIUM 421

V. Vega-Gonzalez; H. Puliyalil; J. Versluijs; A. Lesniewska; O. Varela-Pereira; R. Baert; S. Paolillo; S. Decoster; F. Schleicher; D. Montero; J. Bekaert; E. Kesters; Q. T. Le; C. Lorant; L. Teugels; N. Heylen; N. Jourdan; Z. El-Mekki; M. Van Der Veen; I. Ciofi; B. Briggs; J. Heijlen; L. Dupas; B. De-Wachter; E. Vancoille; T. Webers; H. Vats; L. Rynders; M. Cupak; J. Uk-Lee; Y. Drissi; L. Halipre; A.-L. Charley; P. Verdonck; T. Witters; S. V. Gompel; Y. Kimura; I. Demonie; F. Lazzarino; M. Ercken; R. Kim; D. Trivkovic; K. Croes; M. Jaysankar; C. Wilson; G. Muroch; Z. Tokei

3-D SELF-ALIGNED STACKED NMOS-ON-PMOS NANORIBBON TRANSISTORS FOR CONTINUED MOORE'S LAW SCALING 425

C. -Y. Huang; G. Dewey; E. Mannebach; A. Phan; P. Morrow; W. Rachmady; I. -C. Tung; N. Thomas; U. Alaan; R. Paul; N. Kabir; B. Krist; A. Oni; M. Mehta; M. Harper; P. Nguyen; R. Keech; S. Vishwanath; K. L. Cheong; J. S. Kang; A. Lilak; M. Metz; S. Clendenn

VERTICAL GATE-ALL-AROUND TUNNEL FETS USING INGAAS NANOWIRE/SI WITH CORE-MULTISHELL STRUCTURE 429

Katsuhiro Tomioka; Hironori Gamo; Junichi Motohisa; Takashi Fukui

VERTICAL NV-NEM SWITCHES IN CMOS BACK-END-OF-LINE: FIRST EXPERIMENTAL DEMONSTRATION AND ARRAY PROGRAMMING SCHEME 433

U. Sikder; L. P. Tatum; T.-T. Yen; T.-J. K. Liu

A NOVEL SUPER-STEEP SLOPE (~0.015MV/DEC) GATE-CONTROLLED THYRISTOR (GCT) FUNCTIONAL MEMORY DEVICE TO SUPPORT THE INTEGRATE-AND-FIRE CIRCUIT FOR SPIKING NEURAL NETWORKS 437

Cheng-Lin Sung; Hang-Ting Lue; Ming-Liang Wei; Shu-Yin Ho; Han-Wen Hu; Pei-Ying Du; Wei-Chen Chen; Chieh Roger Lo; Teng-Hao Yeh; Keh-Chung Wang; Chih-Yuan Lu

DYNAMICS OF HFZRO$_2$ FERROELECTRIC STRUCTURES: EXPERIMENTS AND MODELS 441

Taekyong Kim; Jesús A. Del Alamo; Dimitri A. Antoniadis

ALL-ELECTRICAL CONTROL OF SCALED SPIN LOGIC DEVICES BASED ON DOMAIN WALL MOTION 445

E. Raymenants; D. Wan; S. Couet; L. Souriau; A. Thiam; D. Tsvetanova; Y. Canvel; I. Asselberghs; M. Heyns; D. E. Nikonov; I. A. Young; S. Pizzini; V. D. Nguyen; I. P. Radu

APPLICABILITY OF SHOCKLEY-READ-HALL THEORY FOR INTERFACE STATES 449

Bernhard Ruch; Markus Jech; Gregor Pobegen; Tibor Grasser

DESIGN PRINCIPLE OF CHANNEL MATERIAL FOR OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTOR WITH HIGH THERMAL STABILITY AND HIGH ON-CURRENT BY FLUORINE DOPING 453

H. Kawai; H. Fujiwara; J. Kataoka; N. Saito; T. Ueda; T. Enda; T. Ishihara; K. Ikeda

LARGE SCALE PLANE-WAVE BASED DENSITY-FUNCTIONAL THEORY SIMULATIONS FOR ELECTRONIC DEVICES 457

L. W. Wang; M. Ye; Y. Y. Liu; X. W. Jiang

COLD SOURCE ENGINEERING TOWARDS SUB-60MV/DEC P-TYPE FIELD-EFFECT-TRANSISTORS (PFETS): MATERIALS, STRUCTURES, AND DOPING OPTIMIZATIONS 461

Qianwen Wang; Pengpeng Sang; Xiaolei Ma; Fei Wang; Wei Wei; Weiqiang Zhang; Yuan Li; Jiezhi Chen

INTRODUCING 2D-FETS IN DEVICE SCALING ROADMAP USING DTCO 465

Z. Ahmed; A. Afzalian; T. Schram; D. Jang; D. Verreck; Q. Smets; P. Schuddinck; B. Chehab; S. Sutar; G. Arutchelvan; A. Soussou; I. Asselberghs; A. Spessot; I. P. Radu; B. Parvais; J. Ryckaert; M. H. Na

A NEW SURFACE POTENTIAL BASED COMPACT MODEL FOR INDEPENDENT DUAL GATE A-IGZO TFT: EXPERIMENTAL VERIFICATION AND CIRCUIT DEMONSTRATION 469

Jingrui Guo; Ying Zhao; Guanhua Yang; Xichen Chuai; Wenhao Lu; Dongyang Liu; Qian Chen; Xinlv Duan; Shijie Huang; Yue Su; Di Geng; Nianduan Lu; Tao Cui; Jin Jang; Ling Li; Ming Liu

E-MODE P-GAN GATE HEMT WITH P-FET BRIDGE FOR HIGHER V$_{TH}$ AND ENHANCED V$_{TH}$ STABILITY 473

Mengyuan Hua; Junting Chen; Chengcai Wang; Ling Liu; Lingling Li; Junlei Zhao; Zuoheng Jiang; Jin Wei; Li Zhang; Zheyang Zheng; Kevin J. Chen

1.2 KV VERTICAL GAN FIN JFETS WITH ROBUST AVALANCHE AND FAST SWITCHING CAPABILITIES 477

J. Liu; M. Xiao; Y. Zhang; S. Pidaparthi; H. Cui; A. Edwards; L. Baubutr; W. Meier; C. Coles; C. Drowley

DYNAMIC BREAKDOWN VOLTAGE OF GAN POWER HEMTS 481

R. Zhang; J. P. Kozak; Q. Song; M. Xiao; J. Liu; Y. Zhang

GATE OXIDE INSTABILITY AND LIFETIME IN SIC MOSFETS UNDER A WIDE RANGE OF POSITIVE ELECTRIC FIELD STRESS 485

M. Noguchi; A. Koyama; T. Iwamatsu; H. Amishiro; H. Watanabe; N. Miura

A NOVEL INSIGHT ON INTERFACE TRAPS DENSITY (DIT) EXTRACTION IN GAN-ON-SI MOS-C HEMTS 489

W. Vandendaele; S. Martin; M.-A. Jaud; A. Krakovinsky; L. Vauche; C. Le Royer; J. Biscarrat; A. G. Viey; R. Gwoziecki; R. Modica; F. Iucolano; M. Plissonnier; F. Gaillard

CARBON-RELATED PBTI DEGRADATION MECHANISMS IN GAN-ON-SI E-MODE MOSC-HEMT 493
A. G. Viey; W. Vandendaele; M.-A. Jaud; L. Gerrer; X. Garros; J. Cluzel; S. Martin; A. Krakovinsky; J. Biscarrat; R. Gwoziecki; M. Plissonnier; F. Gaillard; R. Modica; F. Iucolano; M. Meneghini; G. Meneghesso; G. Ghibaudo

ADVANCED TECHNOLOGY AND SYSTEMS OF CROSS POINT MEMORY 497
Albert Fazio

HIGH DENSITY EMBEDDED PCM CELL IN 28NM FDSOI TECHNOLOGY FOR AUTOMOTIVE MICRO-CONTROLLER APPLICATIONS 501
F. Arnaud; P. Ferreira; F. Piazza; A. Gandolfo; P. Zuliani; P. Mattavelli; E. Gomiero; G. Samanni; J. Jasse; C. Jahan; J. P. Reynard; R. Berthelon; O. Weber; A. Villaret; B. Dumont; J. C. Grenier; R. Ranica; C. Gallon; C. Boccaccio; A. Souhaite; L. Desvoi

FIRST DEMONSTRATION OF OXRRAM INTEGRATION ON 14NM FINFET PLATFORM AND SCALING POTENTIAL ANALYSIS TOWARDS SUB-10NM NODE 505
Xiaoxin Xu; Jie Yu; Tiancheng Gong; Jianguo Yang; Jiahao Yin; Da Nian Dong; Qing Luo; Jing Liu; Zhaoan Yu; Qi Liu; Hangbing Lv; Ming Liu

DEMONSTRATION OF NARROW SWITCHING DISTRIBUTIONS IN STTMRAM ARRAYS FOR LLC APPLICATIONS AT 1X NM NODE 509
E. R. J. Edwards; G. Hu; S. L. Brown; C. P. D'Emic; M. G. Gottwald; P. Hashemi; H. Jung; J. Kim; G. Lauer; J. J. Nowak; J. Z. Sun; T. Suwannasiri; P. L. Trouilloud; S. Woo; D. C. Worledge

HIGH-DENSITY SOT-MRAM TECHNOLOGY AND DESIGN SPECIFICATIONS FOR THE EMBEDDED DOMAIN AT 5NM NODE 513
M. Gupta; M. Perumkunnil; K. Garello; S. Rao; F. Yasin; G. S. Kar; A. Furnémont

HIGH-PERFORMANCE SHAPE-ANISOTROPY MAGNETIC TUNNEL JUNCTIONS DOWN TO 2.3 NM 517
B. Jinnai; J. Igarashi; K. Watanabe; T. Funatsu; H. Sato; S. Fukami; H. Ohno

CMOS CRYO-ELECTRONICS FOR QUANTUM COMPUTING 521
J. Craninckx; A. Potocnik; B. Parvais; A. Grill; S. Narasimhamoorthy; S. Van Winckel; S. Brebels; M. Mongillo; R. Li; B. Govoreanu; I. Radu

CRYO-CMOS INTERFACES FOR LARGE-SCALE QUANTUM COMPUTERS 525
F. Sebastiano; J. P. G. Van Dijk; P. A. 't Hart; B. Patra; J. Van Staveren; X. Xue; C. G. Almudever; G. Scappucci; M. Veldhorst; L. M. K. Vandersypen; A. Vladimirescu; S. Pellerano; M. Babaie; E. Charbon

CRYO-CMOS COMPACT MODELING 529
Christian Enz; Arnout Beckers; Farzan Jazaeri

CHIP DESIGN FOR FUTURE GRAVITATIONAL WAVE DETECTORS 533
F. Tavernier; A. Gatti; C. Barretto

A LOW-POWER CMOS QUANTUM CONTROLLER FOR TRANSMON QUBITS 537
J. C. Bardin

III-V HEMTS FOR CRYOGENIC LOW NOISE AMPLIFIERS 541
J. Grahn; E. Cha; A. Pourkabirian; J. Stenarson; N. Wadefalk

SUPERCONDUCTIVE SINGLE FLUX QUANTUM LOGIC DEVICES AND CIRCUITS: STATUS, CHALLENGES, AND OPPORTUNITIES 545
Massoud Pedram

PHONON-BLOCKED JUNCTION REFRIGERATORS FOR CRYOGENIC QUANTUM DEVICES 549
E. Mykkänen; J. S. Lehtinen; A. Ronzani; A. Kemppinen; A. Alkurdi; P.-O. Chapuis; M. Prunnila

SUB-10MK-RESOLUTION THERMAL-BOLOMETRIC INTEGRATED FET-TYPE SENSORS BASED ON LAYERED BI$_2$O$_2$SE SEMICONDUCTOR NANOSHEETS 553
Qifeng Cai; Shuo Liu; Minzhi Du; Lei Xu; Chunyan Zhao; Congwei Tan; Teng Tu; Kun Zhang; Hailin Peng; Xing Zhang; Ming Li; Ming He; Ru Huang

FUNCTIONAL METAMATERIAL DEVICES ENABLED BY MICROSYSTEMS 557
X. Zhang; X. Zhao

ENERGY HARVESTING IN THE BACK-END OF LINE WITH CMOS COMPATIBLE FERROELECTRIC HAFNIUM OXIDE 561
C. Mart; S. Abdulazhanov; M. Czernohorsky; T. Kämpfe; D. Lehninger; K. Falidas; S. Eßlinger; K. Kühnel; S. Oehler; M. Rudolph; M. Wiatr; S. Kolodinski; R. Seidel; W. Weinreich; L. M. Eng

SELF-TEMPERATURE-COMPENSATED GAN MEMS RESONATORS THROUGH STRAIN ENGINEERING UP TO 600 K 565
L. Sang; H. Sun; X. Yang; T. Li; B. Shen; M. Liao

HIGHLY SENSITIVE AMPLIFIER CIRCUIT CONSISTING OF COMPLEMENTARY PFET-TYPE AND RESISTOR-TYPE GAS SENSORS 569
Yujeong Jeong; Wonjun Shin; Seongbin Hong; Gyuweon Jung; Jinwoo Park; Dongkyu Jang; Donghee Kim; Dongseok Kwon; Byung-Gook Park; Jong-Ho Lee

PLANAR GAN POWER INTEGRATION – THE WORLD IS FLAT 573
Kevin J. Chen; Jin Wei; Gaofei Tang; Han Xu; Zheyang Zheng; Li Zhang; Wenjie Song

PROGRESSING -190 °C TO +500 °C DURABLE SIC JFET ICS FROM MSI TO LSI 577
P. Neudeck; D. Spry; M. Krasowski; L. Chen; N. Prokop; L. Greer; C. Chang

ADVANCES IN RESEARCH ON 300MM GALLIUM NITRIDE-ON-SI(111) NMOS TRANSISTOR AND SILICON CMOS INTEGRATION 581
Han Wui Then; M. Radosavljevic; N. Desai; R. Ehlert; V. Hadagali; K. Jun; P. Koirala; N. Minutillo; R. Kotlyar; A. Oni; M. Qayyum; J. Rode; J. Sandford; T. Talukdar; N. Thomas; H. Vora; P. Wallace; M. Weiss; X. Weng; P. Fischer

GAN POWER ICS: REVIEWING STRENGTHS, GAPS, AND FUTURE DIRECTIONS 585
O. Trescases; S. K. Murray; W. L. Jiang; M. S. Zaman

MONOLITHIC GAN POWER IC TECHNOLOGY DRIVES WIDE BANDGAP ADOPTION 589
Dan Kinzer

GATE DRIVE CONCEPT FOR DV/DT CONTROL OF GAN GIT-BASED MOTOR DRIVE INVERTERS 593
E. Persson; D. Wilhelm

APPLICATION OF WBG POWER DEVICES IN FUTURE 3-ϕ VARIABLE SPEED DRIVE INVERTER SYSTEMS: "HOW TO HANDLE A DOUBLE-EDGED SWORD" 597
J. W. Kolar; J. Azurza Anderson; S. Miric; M. Haider; M. Guacci; M. Antivachis; G. Zulauf; D. Menzi; P. S. Niklaus; J. Miniböck; P. Papamanolis; G. Rohner; N. Nain; D. Cittanti; D. Bortis

A 16 KV PV INVERTER USING SERIES-CONNECTED 10 KV SIC MOSFET DEVICES 601
R. Burgos; D. Dong; X. Lin; L. Ravi

ANTI-FERROELECTRIC $\mathbf{HF_XZR_{1-X}O_2}$ CAPACITORS FOR HIGH-DENSITY 3-D EMBEDDED-DRAM 605
Sou-Chi Chang; Nazila Haratipour; Shriram Shivaraman; Tobias L. Brown-Heft; Jason Peck; Chia-Ching Lin; I-Cheng Tung; Devin R. Merrill; Huiying Liu; Che-Yun Lin; Fatih Hamzaoglu; Matthew V. Metz; Ian A Young; Jack Kavalieros; Uygar E. Avci

CAPACITOR-LESS, LONG-RETENTION (>400S) DRAM CELL PAVING THE WAY TOWARDS LOW-POWER AND HIGH-DENSITY MONOLITHIC 3D DRAM 609
A. Belmonte; H. Oh; N. Rassoul; G. L. Donadio; J. Mitard; H. Dekkers; R. Delhougne; S. Subhechha; A. Chasin; M. J. Van Setten; L. Kljucar; M. Mao; H. Puliyalil; M. Pak; L. Teugels; D. Tsvetanova; K. Banerjee; L. Souriau; Z. Tokei; L. Goux; G. S. Kar

DOUBLE-GATE W-DOPED AMORPHOUS INDIUM OXIDE TRANSISTORS FOR MONOLITHIC 3D CAPACITORLESS GAIN CELL EDRAM 613
H. Ye; J. Gomez; W. Chakraborty; S. Spetalnick; S. Dutta; K. Ni; A. Raychowdhury; S. Datta

HIGHLY-STABLE (< 3% FLUCTUATION) AG-BASED THRESHOLD SWITCH WITH EXTREME-LOW OFF CURRENT OF 0.1 PA, EXTREME-HIGH SELECTIVITY OF 10^9 AND HIGH ENDURANCE OF 10^9 CYCLES 617
Writam Banerjee; Ilya V. Karpov; Ashish Agrawal; Seonghun Kim; Seungwoo Lee; Sangmin Lee; Donghwa Lee; Hyunsang Hwang

MONOLITHIC 3D+-IC BASED MASSIVELY PARALLEL COMPUTE-IN-MEMORY MACRO FOR ACCELERATING DATABASE AND MACHINE LEARNING PRIMITIVES 621
Akshay Krishna Ramanathan; Srivatsa Srinivasa Rangachar; Je-Min Hung; Chun-Ying Lee; Cheng-Xin Xue; Sheng-Po Huang; Fu-Kuo Hsueh; Chang-Hong Shen; Jia-Min Shieh; Wen-Kuan Yeh; Mon-Shu Ho; Hariram Thirucherai Govindarajan; Jack Sampson; Meng-Fan Chang; Vij

A MACHINE-LEARNING-RESISTANT 3D PUF WITH 8-LAYER STACKING VERTICAL RRAM AND 0.014% BIT ERROR RATE USING IN-CELL STABILIZATION SCHEME FOR IOT SECURITY APPLICATIONS 625
Jianguo Yang; Dengyun Lei; Deyang Chen; Jing Li; Haijun Jiang; Qingting Ding; Qing Luo; Xiaoyong Xue; Hangbing Lv; Xiaoyang Zeng; Ming Liu

OPPORTUNITIES AND LIMITATIONS OF EMERGING ANALOG IN-MEMORY COMPUTE DNN ARCHITECTURES 629
Pouya Houshmand; Stefan Cosemans; Linyan Mei; Ioannis Papistas; Debjyoti Bhattacharjee; Peter Debacker; Arindam Mallik; Diederik Verkest; Marian Verhelst

ULTRA-LOW POWER FLEXIBLE PRECISION FEFET BASED ANALOG IN-MEMORY COMPUTING 633
T. Soliman; F. Müller; T. Kirchner; T. Hoffmann; H. Ganem; E. Karimov; T. Ali; M. Lederer; C. Sudarshan; T. Kämpfe; A. Guntoro; N. Wehn

A SCALABLE DESIGN OF MULTI-BIT FERROELECTRIC CONTENT ADDRESSABLE MEMORY FOR DATA-CENTRIC COMPUTING 637
Chao Li; Franz Müller; Tarek Ali; Ricardo Olivo; Mohsen Imani; Shan Deng; Cheng Zhuo; Thomas Kämpfe; Xunzhao Yin; Kai Ni

PRECISION OF SYNAPTIC WEIGHTS PROGRAMMED IN PHASE-CHANGE MEMORY DEVICES FOR DEEP LEARNING INFERENCE 641
S. R. Nandakumar; Irem Boybat; Jin-Ping Han; Stefano Ambrogio; Praneet Adusumilli; Robert L. Bruce; Matthew Brightsky; Malte Rasch; Manuel Le Gallo; Abu Sebastian

3D RRAMS WITH GATE-ALL-AROUND STACKED NANOSHEET TRANSISTORS FOR IN-MEMORY-COMPUTING 645
S. Barraud; M. Ezzadeen; D. Bosch; T. Dubreuil; N. Castellani; V. Meli; J. M. Hartmann; M. Mouhdach; B. Previtali; B. Giraud; J. P. Noël; G. Molas; J. M. Portal; E. Nowak; F. Andrieu

FULLY MEMRISTIVE SNNS WITH TEMPORAL CODING FOR FAST AND LOW-POWER EDGE COMPUTING 649
Xumeng Zhang; Zuheng Wu; Jikai Lu; Jinsong Wei; Jian Lu; Jiaxue Zhu; Jie Qiu; Rui Wang; Kaihua Lou; Yongzhou Wang; Tuo Shi; Chunmeng Dou; Dashan Shang; Qi Liu; Ming Liu

CHALLENGES AND PERSPECTIVES IN THE MODELING OF SPIN QUBITS 653
Y. M. Niquet; L. Hutin; B. Martinez Diaz; B. Venitucci; J. Li; V. Michal; G. Troncoso Fernández-Bada; H. Jacquinot; A. Amisse; A. Apra; R. Ezzouch; N. Piot; E. Vincent; C. Yu; S. Zihlmann; B. Brun-Barrière; V. Schmitt; E. Dumur; R. Maurand; X. Jehl; M. Sanquer; B. Bertrand; N. Rambal; H. Niebojewski; T. Bedecarrats; M. Casse; E. Catapano; P. A. Mortemousque; C. Thomas; Y. Thonnart; G. Billiot; A. Morel; J. Charbonnier; L. Pallegoix; D. Niegemann; B. Klemt; M. Urdampilleta; V. El Homsy; M. Nurizzo; E. Chanrion; B. Jadot; C. Spence; V. Thiney; B. Paz; S. de Franceschi, M. Vinet; T. Meunier

A SCALABLE ONE DIMENSIONAL SILICON QUBIT ARRAY WITH NANOMAGNETS 657
G. Simion; F. A. Mohiyaddin; R. Li; M. Shehata; N. I. Dumoulin Stuyck; A. Elsayed; F. Ciubotaru; S. Kubicek; J. Jussot; B. T. Chan; Ts. Ivanov; C. Godfrin; A. Spessot; P. Matagne; B. Govoreanu; I. P. Radu

AB INITIO MODELING FRAMEWORK FOR MAJORANA TRANSPORT IN 2D MATERIALS: TOWARDS TOPOLOGICAL QUANTUM COMPUTING 661
Y. Lee; T. Agarwal; M. Luisier

BENCHMARKING MONOLITHIC 3D INTEGRATION FOR COMPUTE-IN-MEMORY ACCELERATORS: OVERCOMING ADC BOTTLENECKS AND MAINTAINING SCALABILITY TO 7NM OR BEYOND 665
Xiaochen Peng; Wriddhi Chakraborty; Ankit Kaul; Wonbo Shim; Muhannad S. Bakir; Suman Datta; Shimeng Yu

RELIABILITY AND PERFORMANCE OF CMOS-COMPATIBLE MULTI-LEVEL GRAPHENE INTERCONNECTS INCORPORATING VIAS 669
Kunjesh Agashiwala; Junkai Jiang; Chao-Hui Yeh; Kamyar Parto; Dujiao Zhang; Kaustav Banerjee

ATOMIC HYDROGEN EXPOSURE TO ENABLE HIGH-QUALITY LOW-TEMPERATURE SiO_2 WITH EXCELLENT PMOS NBTI RELIABILITY COMPATIBLE WITH 3D SEQUENTIAL TIER STACKING 673
J. Franco; J.-F. De Marneffe; A. Vandooren; Y. Kimura; L. Nyns; Z. Wu; A.-M. El-Sayed; M. Jech; D. Waldhoer; D. Claes; H. Arimura; L.-A. Ragnarsson; V. Afanas'Ev; A. Stesmans; N. Horiguchi; D. Linten; T. Grasser; B. Kaczer

SUB-NS POLARIZATION SWITCHING IN 25NM FE FINFET TOWARD POST CPU AND SPATIAL-ENERGETIC MAPPING OF TRAPS FOR ENHANCED ENDURANCE 677
Hagyoul Bae; Seung Geol Nam; Taehwan Moon; Yunseong Lee; Sanghyun Jo; Duk-Hyun Choe; Sangwook Kim; Kwang-Hee Lee; Jinseong Heo

HIGH-RADIATION HARDNESS 4H-SIC TRANSIMPEDANCE AMPLIFIER FEATURING STABLE OFFSET-VOLTAGE FOR ANALOG SENSORS IN NUCLEAR POWER PLANTS 681
M. Masunaga; R. Kuwana; K. Egawa; H. Hayashi; T. Kawamura; I. Hara; D. Hisamoto; D. Ryuzaki

SECURE 3D CMOS CHIP STACKS WITH BACKSIDE BURIED METAL POWER DELIVERY NETWORKS FOR DISTRIBUTED DECOUPLING CAPACITANCE 685
Hiroki Sonoda; Kazuki Monta; Takaaki Okidono; Yuuki Araga; Naoya Watanabe; Haruo Shimamoto; Katsuya Kikuchi; Noriyuki Miura; Takuji Miki; Makoto Nagata

A NOVEL COMPLEMENTARY ARCHITECTURE OF ONE-TIME-PROGRAMMABLE MEMORY AND ITS APPLICATIONS AS PHYSICAL UNCLONABLE FUNCTION (PUF) AND ONE-TIME PASSWORD 689
W. C. Wang; C. C. Chuang; C. W. Chang; E. R. Hsieh; H. W. Chen; Steve S. Chung

THE OVERVIEW OF CURRENT INTERCONNECT TECHNOLOGY CHALLENGES AND FUTURE OPPORTUNITIES 693
M. H. Lee; Winston S. Shue

INFLECTION POINTS IN INTERCONNECT RESEARCH AND TRENDS FOR 2NM AND BEYOND IN ORDER TO SOLVE THE RC BOTTLENECK 697
Z. Tokei; V. Vega; G. Murdoch; M. O'Toole; K. Croes; R. Baert; M. Van Der Veen; C. Adelmann; J. P. Soulié; J. Boemmels; C. Wilson; S. H. Park; K. Sankaran; G. Pourtois; J. Sweerts; S. Paolillo; S. Decoster; M. Mao; F. Lazzarino; J. Versluijs; V. Blanco;

NARROW INTERCONNECTS: THE MOST CONDUCTIVE METALS 701
Daniel Gall; Atharv Jog; Tianji Zhou

TOPOLOGICAL SEMIMETALS FOR SCALED BACK-END-OF-LINE INTERCONNECT BEYOND CU 705
Ching-Tzu Chen; Utkarsh Bajpai; Nicholas A. Lanzillo; Chuang-Han Hsu; Hsin Lin; Gengchiau Liang

STAGGERED METALLIZATION WITH AIR GAPS FOR INDEPENDENTLY TUNED INTERCONNECT RESISTANCE AND CAPACITANCE 709
Kevin L. Lin; Mark Anders; Robert Bristol; Michael Christenson; Giselle Elbaz; Brandon Holybee; Himanshu Kaul; Mauro Kobrinsky; Ram Krishnamurthy; Miriam Reshotko; Hui Jae Yoo

FROM INTERCONNECT MATERIALS AND PROCESSES TO CHIP LEVEL PERFORMANCE: MODELING AND DESIGN FOR CONVENTIONAL AND EXPLORATORY CONCEPTS 713
V. Huang; D. Shim; H. Simka; A. Naeemi

SILICON COMPATIBLE OPTICAL INTERCONNECT AND MONOLITHIC 3-D INTEGRATION 717
Krishna C. Saraswat

LOW POWER CONSUMPTION AND HIGH RESOLUTION 1280X960 GATE ASSISTED PHOTONIC DEMODULATOR PIXEL FOR INDIRECT TIME OF FLIGHT 721
Y. Ebiko; H. Yamagishi; K. Tatani; H. Iwamoto; Y. Moriyama; Y. Hagiwara; S. Maeda; T. Murase; T. Suwa; H. Arai; Y. Isogai; S. Hida; S. Kameda; T. Terada; K. Koiso; F. T. Brady; S. Han; A. Basavalingappa; T. Michiel; T. Ueno

A 2.8 µM PIXEL FOR TIME OF FLIGHT CMOS IMAGE SENSOR WITH 20 KE-FULL-WELL CAPACITY IN A TAP AND 36 % QUANTUM EFFICIENCY AT 940 NM WAVELENGTH 725
Yonghun Kwon; Sungyoung Seo; Sunghyuck Cho; Sung-Ho Choi; Taeun Hwang; Youngchan Kim; Young-Gu Jin; Youngsun Oh; Min-Sun Keel; Daeyun Kim; Myunghan Bae; Yeomyung Km; Seung-Chul Shin; Sunju Hong; Seok-Ha Lee; Ho Woo Park; Yitae Kim; Kyoungmin Koh; Jungchak

FUNDAMENTAL CHALLENGES IN AUGMENTED REALITY DISPLAY TECHNOLOGY 729
M. Colburn

ENHANCED LIGHT OUTCOUPLING FROM OLEDS BY SUPPRESSING GUIDED MODES FORMATION USING AN ULTRATHIN FLEXIBLE TRANSPARENT CONDUCTOR 733
Changyeong Jeong; Yong-Bum Park; L. Jay Guo

LOW VOLTAGE, HIGH BRIGHTNESS CMOS LEDS 737
J. Xue; J. Kim; A. Mestre; K. M. Tan; D. Chong; S. Roy; H. Nong; K. Y. Lim; D. Gray; D. Kramnik; A. Atabaki; E. Quek; R. J. Ram

GIGAHERTZ LARGE-AREA-ELECTRONICS RF SWITCH AND ITS APPLICATION TO RECONFIGURABLE ANTENNAS 741
Can Wu; Yue Ma; Suresh Venkatesh; Yoni Mehlman; Sigurd Wagner; James C. Sturm; Naveen Verma

MILLIMETER-WAVE MULTI-ANTENNA/MIMO TECHNIQUES FOR 5G NR BASE-STATIONS 745
Rui Hou; Bo Göransson

A DEEP LEARNING ENABLED UNIVERSAL DPD SYSTEM 749
I. Chih-Lin; Yingchao Lin; Guizhen Wang

MILLIMETER-WAVE CMOS PHASED-ARRAY TRANSCEIVER FOR 5G AND BEYOND 753
Kenichi Okada

PD-SOI CMOS AND SIGE BICMOS TECHNOLOGIES FOR 5G AND 6G COMMUNICATIONS 757
P. Chevalier; F. Gianesello; A. Pallotta; J. Azevedo Goncalves; G. Bertrand; J. Borrel; L. Boissonnet; E. Brezza; M. Buczko; E. Canderle; D. Celi; S. Cremer; N. Derrier; C. Diouf; C. Durand; F. Foussadier; P. Garcia; N. Guitard; A. Fleury; A. Gauthier; O.

HETEROGENEOUS INTEGRATION FOR HIGH FREQUENCY RF APPLICATIONS 761
A. Gutierrez-Aitken

INNOVATIVE SMART CUT™ PIEZO ON INSULATOR (POI) SUBSTRATES FOR 5G ACOUSTIC FILTERS 765
E. Butaud; S. Ballandras; M. Bousquet; A. Drouin; B. Tavel; I. Huyet; A. Clairet; I. Bertrand; A. Ghorbel; A. Reinhardt

CHEMICAL SENSING IN AQUEOUS MEDIA BY ORGANIC TFTS 769
T. Minami

EXTENDED-GATE FET CORTISOL SENSOR FOR STRESS DISORDERS BASED ON APTAMERS-DECORATED GRAPHENE ELECTRODE: FABRICATION, EXPERIMENTS AND UNIFIED ANALOG PREDICTIVE MODELING 773
L. Capua; S. Sheibani; S. Kamaei; J. Zhang; A. M. Ionescu

EFFICIENT IMPROVEMENT OF SENSING PERFORMANCE USING CHARGE STORAGE ENGINEERING IN LOW NOISE FET-TYPE GAS SENSORS 777
Wonjun Shin; Seongbin Hong; Yujeong Jeong; Gyuweon Jung; Jinwoo Park; Dongseok Kwon; Dongkyu Jang; Donghee Kim; Byung-Gook Park; Jong-Ho Lee

50 NM GATE LENGTH FINFET BIOSENSOR & THE OUTLOOK FOR SINGLE-MOLECULE DETECTION 781
S. Santermans; D. Barge; G. Hellings; C. B. Mori; K. J. Migacz; J. Rip; V. Spampinato; R. Vos; B. Du Bois; A. R. Chaudhuri; J. A. Martino; M. Heyns; S. Severi; W. Van Roy; K. Martens

LARGE-AREA MANUFACTURABLE ACTIVE MATRIX DIGITAL MICROFLUIDICS PLATFORM FOR HIGH-THROUGHPUT BIOSAMPLE HANDLING 785
H. Ma; S. Shi; K. Jin; D. Wang; S. Hu; Y. Su; Y. Zhang; J. Li; Z. Liu; C. Jiang; L. Feng; X. Guo; A. Nathan

IN-MEMORY-SEARCHING ARCHITECTURE BASED ON 3D-NAND TECHNOLOGY WITH ULTRA-HIGH PARALLELISM 789
Po-Hao Tseng; Feng-Ming Lee; Yu-Hsuan Lin; Liang-Yu Chen; Yung-Chun Li; Han-Wen Hu; Yun-Yuan Wang; Chih-Chang Hsieh; Ming-Hsiu Lee; Hsiang-Lan Lung; Kuang-Yeu Hsieh; Keh-Chung Wang; Chih-Yuan Lu

UNASSISTED TRUE ANALOG NEURAL NETWORK TRAINING CHIP 793
Y. Kohda; Y. Li; K. Hosokawa; S. Kim; R. Khaddam-Aljameh; Z. Ren; P. Solomon; T. Gokmen; S. Rajalingam; C. Baks; W. Haensch; E. Leobandung

ACCELERATED LOCAL TRAINING OF CNNS BY OPTIMIZED DIRECT FEEDBACK ALIGNMENT BASED ON STOCHASTICITY OF 4 MB C-DOPED GE$_2$SB$_2$TE$_5$ PCM CHIP IN 40 NM NODE 797
Yingming Lu; Xi Li; Longhao Yan; Teng Zhang; Yuchao Yang; Zhitang Song; Ru Huang

MONOLITHIC 3D INTEGRATION OF HIGH ENDURANCE MULTI-BIT FERROELECTRIC FET FOR ACCELERATING COMPUTE-IN-MEMORY 801
S. Dutta; H. Ye; W. Chakraborty; Y.-C. Luo; M. San Jose; B. Grisafe; A. Khanna; I. Lightcap; S. Shinde; S. Yu; S. Datta

HIGH-DENSITY 3D MONOLITHICALLY INTEGRATED MULTIPLE 1T1R MULTI-LEVEL-CELL FOR NEURAL NETWORKS 805
E. Esmanhotto; L. Brunet; N. Castellani; D. Bonnet; T. Dalgaty; L. Grenouillet; D. R. B. Ly; C. Cagli; C. Vizioz; N. Allouti; F. Laulagnet; O. Gully; N. Bernard-Henriques; M. Bocquet; G. Molas; P. Vivet; D. Querlioz; J. Portal; S. Mitra; F. Andrieu; C. Fenouillet-Beranger; E. Nowak; E. Vianello

ANALOG ERROR CORRECTING CODES FOR DEFECT TOLERANT MATRIX MULTIPLICATION IN CROSSBARS 809
Can Li; Ron M. Roth; Cat Graves; Xia Sheng; John Paul Strachan

HIGH POWER GRAPHENE MICRO-SUPERCAPACITORS 817
R. B. Kaner; C. Wang; M. El-Kady; V. Strauss; A. Borenstein; M. Muni; H. Huang; X. Chang; S. Qu; K. Sung

MEMS VIBRATIONAL ENERGY HARVESTER FOR IOT WIRELESS SENSORS 821
H. Toshiyoshi

HIGH-VOLTAGE MICRO-PLASMA SWITCH FOR EFFICIENT POWER MANAGEMENT OF TRIBOELECTRIC KINETIC ENERGY HARVESTERS 825
P. Basset; H. Zhang; F. Marty; A. Delbani; N. Hodzic; A. Karami; D. Galayko

RADIATIVE WIRELESS POWER TRANSMISSION: FROM INDOOR TO IN-BODY APPLICATIONS 829
Hubregt J. Visser

WIRELESS POWER TRANSFER FOR INTERNET OF THINGS 833
Y. Kawahara; T. Sasatani

MM-WAVE BACKSCATTER FRONT-END FOR 5G-IOT/WPT APPLICATIONS 837
D. Matos; R. Correia; N. B. Carvalho

THE WONDERFUL WORLD OF DESIGNER GE QUANTUM DOTS 841
I-Hsiang Wang; Po-Yu Hong; Kang-Ping Peng; Horng-Chih Lin; Thomas George; Pei-Wen Li

COUPLER CHARACTERIZATION OF SUPERCONDUCTING TRANSMONS QUBITS FOR CROSS-RESONANCE GATE 845
Hanhee Paik; Srikanth Srinivasan; Sami Rosenblatt; José Chavez-Garcia; Daniela Bogorin; Oblesh Jinka; George Keefe; Dongbing Shao; Jeng-Bang Yau; Markus Brink; Jerry M. Chow

A FLEXIBLE 300 MM INTEGRATED SI MOS PLATFORM FOR ELECTRON- AND HOLE-SPIN QUBITS EXPLORATION 849
R. Li; N. I. Dumoulin Stuyck; S. Kubicek; J. Jussot; B. T. Chan; F. A. Mohiyaddin; A. Elsayed; M. Shehata; G. Simion; C. Godfrin; Y. Canvel; Ts. Ivanov; L. Goux; B. Govoreanu; I. P. Radu

DISPERSIVE VS CHARGE-SENSING READOUT FOR LINEAR QUANTUM REGISTERS 853
A. Aprà; A. Crippa; M. L. V. Tagliaferri; J. Li; R. Ezzouch; B. Bertrand; L. Hutin; N. Rambal; E. Catapano; H. Niebojewsky; T. Bedecarrats; M. Vinet; M. Urdampilleta; T. Meunier; Y. M. Niquet; E. Dumur; M. Sanquer; X. Jehl; R. Maurand; S. De Franceschi

CRYOGENIC BENCHMARKS OF EMBEDDED MEMORY TECHNOLOGIES FOR RECURRENT NEURAL NETWORK BASED QUANTUM ERROR CORRECTION 857
Panni Wang; Xiaochen Peng; Wriddhi Chakraborty; Asif Islam Khan; Suman Datta; Shimeng Yu

A HIGH-PERFORMANCE AND CALIBRATION-FREE TRUE RANDOM NUMBER GENERATOR BASED ON THE RESISTANCE PERTURBATION IN RRAM ARRAY 861
Bohan Lin; Bin Gao; Yachuan Pang; Wenqiang Zhang; Jianshi Tang; He Qian; Huaqiang Wu

MACHINE LEARNING FOR CIRCUIT AGING SIMULATION 865
E. Rosenbaum; J. Xiong; A. Yang; Z. Chen; M. Raginsky

A NOVEL PUF USING STOCHASTIC SHORT-TERM MEMORY TIME OF OXIDE-BASED RRAM FOR EMBEDDED APPLICATIONS 869
Jianguo Yang; Deyang Chen; Qinting Ding; Jinbei Fang; Xiaoyong Xue; Hangbing Lv; Xiaoyang Zeng; Ming Liu

NOVEL CONCEPT OF HARDWARE SECURITY IN USING GATE-SWITCHING FINFET NONVOLATILE MEMORY TO IMPLEMENT TRUE-RANDOM-NUMBER GENERATOR 873
W. Y. Yang; B. Y. Chen; C. C. Chuang; E. R. Hsieh; K. S. Li; Steve S. Chung

HYDROGEN ABSORPTION METHOD USING HFOX IN CRYSTALLINE IN-GA-ZN OXIDE FETS FOR NVM APPLICATIONS 877
T. Ono; Y. Yanagisawa; Y. Komatsu; T. Aoki; Y. Jimbo; S. Ito; Y. Yamane; N. Okuno; H. Kunitake; H. Komagata; S. Sasagawa; S. Yamazaki

INTERPLAY OF SWITCHING CHARACTERISTICS, CYCLING ENDURANCE AND MULTILEVEL RETENTION OF FERROELECTRIC CAPACITOR 881
Jae Hur; Panni Wang; Zheng Wang; Gihun Choe; Nujhat Tasneem; Asif Islam Khan; Shimeng Yu

DEEP INSIGHTS INTO THE FAILURE MECHANISMS IN FIELD-CYCLED FERROELECTRIC $HF_{0.5}ZR_{0.5}O_2$ THIN FILM: TDDB CHARACTERIZATIONS AND FIRST-PRINCIPLES CALCULATIONS 885
Wei Wei; Weiqiang Zhang; Fei Wang; Xiaolei Ma; Qianwen Wang; Pengpeng Sang; Xuepeng Zhan; Yuan Li; Lu Tai; Qing Luo; Hangbing Lv; Jiezhi Chen

A SELECTIVELY COLORFUL YET CHILLY PERSPECTIVE ON THE $^{\text{HIGHS}}$ AND $_{\text{LOWS}}$ OF DIELECTRIC MATERIALS FOR CMOS NANOELECTRONICS 889
S. King; J. Plombon; J. Bielefeld; J. Blackwell; S. Vyas; R. Chebiam; C. Naylor; D. Michalak; M. Kobrinsky; F. Gstrein; M. Metz; J. Clarke; R. Thapa; M. Paquette; V. Vemuri; N. Strandwitz; Y. Fan; M. Orlowski

WAFER-SCALE INTEGRATION OF DOUBLE GATED WS_2-TRANSISTORS IN 300MM SI CMOS FAB 893
I. Asselberghs; Q. Smets; T. Schram; B. Groven; D. Verreck; A. Afzalian; G. Arutchelvan; A. Gaur; D. Cott; T. Maurice; S. Brems; K. Kennes; A. Phommahaxay; E. Dupuy; D. Radisic; J.-F. De Marneffe; A. Thiam; W. Li; K. Devriendt; C. Huyghebaert; D. Lin; M. Ca

SWITCHABLE NAND AND NOR LOGIC COMPUTING IN SINGLE TRIPLE-GATE MONOLAYER MOS_2 N-FET 897
Yun-Yan Chung; Chao-Ching Cheng; Bo-Kai Kang; Wei-Chen Chueh; Shih-Yun Wang; Chen-Han Chou; Terry Y. T. Hung; Shin-Yuan Wang; Wen-Hao Chang; Lain-Jong Li; Chao-Hsin Chien

FIRST DEMONSTRATION OF ULTRAFAST LASER ANNEALED MONOLITHIC 3D GATE-ALL-AROUND CMOS LOGIC AND FEFET MEMORY WITH NEAR-MEMORY-COMPUTING MACRO 901
Fu-Kuo Hsueh; Je-Min Hung; Sheng-Po Huang; Yen-Hsiang Huang; Cheng-Xin Xue; Chang-Hong Shen; Jia-Min Shieh; Wen-Cheng Chiu; Chao-Cheng Lin; Bo-Yuan Chen; Szu-Ching Liu; Shih-Wei Chen; Deng-Yan Niou; Wen-Hsien Huang; Kai-Shin Li; Kun-Kin Lin; Da-Chiang Cha

10-NM CHANNEL LENGTH INDIUM-TIN-OXIDE TRANSISTORS WITH I_{ON} = 1860 µA/µM, G_M = 1050 µS/µM AT V_{DS} = 1 V WITH BEOL COMPATIBILITY 905
Shengman Li; Chengru Gu; Xuefei Li; Ru Huang; Yanqing Wu

CRYSTAL-ORIENTATION-TOLERANT VOLTAGE REGULATOR USING MONOLITHIC 3D BEOL FINFETS IN SINGLE-CRYSTAL ISLANDS FOR ON-CHIP POWER DELIVERY NETWORK 909
Po-Tsang Huang; Yu-Wei Liu; Kuan-Fu Lai; Yun-Ping Lan; Tzung-Han Tsai; Bo-Jheng Shih; Ping-Yi Hsieh; Chih-Chao Yang; Chang-Hong Shen; Jia-Min Shieh; Da-Chiang Chang; Kuan-Neng Chen; Wen-Kuan Yeh; Chenming Hu

DTCO LAUNCHES MOORE'S LAW OVER THE FEATURE SCALING WALL 913
V. Moroz; X.-W. Lin; P. Asenov; D. Sherlekar; M. Choi; L. Sponton; L. S. Melvin; J. Lee; B. Cheng; A. Nannipieri; J. Huang; S. Jones

ADVANCED NODE DTCO IN THE EUV ERA 917
A. Wei; C. Wallace; M. Phillips; J. Knudsen; S. Chakravarty; M. Shamanna; R. Brain

NEXT-GENERATION DESIGN AND TECHNOLOGY CO-OPTIMIZATION (DTCO) OF SYSTEM ON INTEGRATED CHIP (SOIC) FOR MOBILE AND HPC APPLICATIONS 921
Y.-K. Cheng; F. Lee; M.-F. Chen; J. Yuan; T.-C. Huang; K.-J. Chen; C.-T. Wang; C.-L. Chen; C.-H. Tsai; Douglas Yu

DTCO INCLUDING SUSTAINABILITY: POWER-PERFORMANCE-AREA-COST-ENVIRONMENTAL SCORE (PPACE) ANALYSIS FOR LOGIC TECHNOLOGIES 925
M. Garcia Bardon; P. Wuytens; L.-A. Ragnarsson; G. Mirabelli; D. Jang; G. Willems; A. Mallik; A. Spessot; J. Ryckaert; B. Parvais

ENABLING EFFICIENT DESIGN-TECHNOLOGY INTERACTION BY SPEC-DRIVEN EXTRACTION FLOW 929
Huan-Lin Chang; Yutao Ma; Zhihong Liu

MRAM DTCO AND COMPACT MODELS 933
Jeehwan Song; Jian-Ping Wang; Chris H. Kim

ENABLING DESIGN TECHNOLOGY CO-OPTIMIZATION OF SRAMS THROUGH OPEN-SOURCE SOFTWARE 937
Matthew Guthaus; Hunter Nichols; Jesse Cirimelli-Low; Joseph Kunzler; Bin Wu

Author Index