

**2020 Joint International
EUROSOI Workshop and
International Conference on
Ultimate Integration on Silicon
(EUROSOI-ULIS 2020)**

**Caen, France
1 – 30 September 2020**



**IEEE Catalog Number: CFP2049D-POD
ISBN: 978-1-7281-8766-2**

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP2049D-POD
ISBN (Print-On-Demand):	978-1-7281-8766-2
ISBN (Online):	978-1-7281-8765-5
ISSN:	2330-5738

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

<p>MODELING SELECTIVITY AND CROSS-SENSITIVITY IN MEMBRANE-BASED POTENTIOMETRIC SENSORS</p> <p style="padding-left: 20px;"><i>Leandro Julian Mele, Pierpaolo Palestri, Luca Selmi</i></p> <p>SPAD FDSOI CELL OPTIMIZATION FOR LOWER DARK COUNT RATE ACHIEVEMENT</p> <p style="padding-left: 20px;"><i>D. Issartel, T. Chaves De Albuquerque, R. Clerc, P. Pittet, R. Cellier, D. Golanski, A. Cathelin, F. Calmon</i></p> <p>ALGAN/GAN MISHEMT ANALYSIS FROM AN ANALOG POINT OF VIEW UP TO 150°C</p> <p style="padding-left: 20px;"><i>P. G. D. Agopian, J. A. Martino, E. Simoen, S. Peralagu, B. Parvais, N. Waldron, N. Collaert</i></p> <p>TEMPERATURE INFLUENCE ON ANALOG FIGURES-OF-MERIT OF NANOSHEET NMOSFET DEVICES FOR SUB-7NM TECHNOLOGY NODE</p> <p style="padding-left: 20px;"><i>V. C. P. Silva, W. F. Perina, J. A. Martino, E. Simoen, A. Veloso, P. G. D. Agopian</i></p> <p>OPTIMIZATION OF THE DUAL-TECHNOLOGY BACK-ENHANCED FIELD EFFECT TRANSISTOR</p> <p style="padding-left: 20px;"><i>C. A. B. Mori, P. G. D. Agopian, J. A. Martino</i></p> <p>NANORIBBON CHARGE-BASED BIOSENSOR USING GATELESS UTBB^{BE}SOI PMOSFET</p> <p style="padding-left: 20px;"><i>K. R. A. Sasaki, R. C. Range, L. S. Yojo, J. A. Martino</i></p> <p>OPERATIONAL TRANSCONDUCTANCE AMPLIFIER DESIGNED WITH SIGE-SOURCE NANOWIRE TUNNEL-FET USING EXPERIMENTAL LOOKUP TABLE MODEL</p> <p style="padding-left: 20px;"><i>Alexandro De M. Nogueira, Paula G. D. Agopian, Eddy Simoen, Rita Rooyackers, Cor Claes, Nadine Collaert, Joao A. Martino</i></p> <p>THRESHOLD VOLTAGE MODULATION OF ALGAN/GAN MIS-FINFETS WITH SUB-60 MV/DECADE SUBTHRESHOLD SWING</p> <p style="padding-left: 20px;"><i>Quan Dai, Ryun-Hwi Kim, Jun-Hyeok Lee, Jeong-Gil Kim, Terirama Thingujam, Seung-Hyeon Kang, Woo-Hyun Ahn, Eun-Jin Kim, Jung-Hee Lee</i></p> <p>PSEUDO-MOSFET TRANSIENT BEHAVIOR: EXPERIMENTS, MODEL, SUBSTRATE AND TEMPERATURE EFFECT</p> <p style="padding-left: 20px;"><i>X. Zhang, Fy. Liu, B. Li, Bh. Li, Jj. Luo, Zs. Han, M. Arsalan, J. Wan, S. Cristoloveanu</i></p> <p>A CURRENT MODEL FOR FOI FINFETS WITH BACK-GATE BIAS MODULATION</p> <p style="padding-left: 20px;"><i>Fy. Zhang, Fy. Liu, B. Li, Bh. Li, C. Yang, Rw. Wang, Jj. Luo, Zs. Han</i></p> <p>CORRELATION BETWEEN THE NBTI EFFECT AND THE INTERFACE TRAPS DENSITY IN JUNCTIONLESS NANOWIRE TRANSISTORS</p> <p style="padding-left: 20px;"><i>N. Graziano, F. J. Da Costa, R. Trevisoli, R. T. Doria</i></p> <p>REVISITED PARASITIC BIPOLAR EFFECT IN FDSOI MOSFETS: MECHANISM, GAIN EXTRACTION AND CIRCUIT APPLICATIONS</p> <p style="padding-left: 20px;"><i>Gq. Wang, Fy. Liu, B. Li, Jj. Luo, Y. Huang, Xh. Su, Yc. Wang, Zs. Han, Cn. Wu, Jm. Zhang, S. Cristoloveanu</i></p> <p>EVALUATION OF ANALOG CHARACTERISTICS OF N-TYPE VERTICALLY STACKED NANOWIRES</p> <p style="padding-left: 20px;"><i>Genaro Mariniello, Sylvain Barraud, Maud Vinet, Olivier Faynot, Bruna Cardoso Paz, Marcelo Antonio Pavanello</i></p>	<p>1</p> <p>5</p> <p>9</p> <p>13</p> <p>17</p> <p>21</p> <p>25</p> <p>29</p> <p>33</p> <p>37</p> <p>41</p> <p>45</p> <p>49</p>
--	--

ANNEALING EFFECTS ON THE STRUCTURE OF GE-SB-TE ALLOYS	53
<i>Hatun Cinkaya, Arif Sirri Atilla Hasekioglu, Zahit Evren Kaya, Seref Kalem, Christelle Charpin-Nicolle, Guillaume Bourgeois, Nicolas Guillaume, Marie Claire. Cyrille, Etienne Nowak, Gabriele Navarro, Julien Garrione</i>	
MIS STRUCTURES WITH INTERFACIAL GRAPHENE FOR RERAM APPLICATIONS: A NANOSCALE AND DEVICE LEVEL CHARACTERIZATION	57
<i>S. Claramunt, A. Ruiz, Q. Wu, M. Porti, M. Nafría, X. Aymerich</i>	
THERMAL CROSS-COUPPLING EFFECTS ANALYSIS IN UTBB TRANSISTORS	61
<i>Fernando J. Costa, Renan Trevisoli, Rodrigo T. Doria</i>	
RESISTIVE SWITCHING PERFORMANCE OF RRAM DEVICE WITH STACKED SOLUTION-BASED DIELECTRIC LAYERS	65
<i>Zongjie Shen, Chun Zhao, Ivona Z Mitrovic, Cezhou Zhao, Li Yang</i>	
EFFECT OF HEAT SINK IN BACK-END OF LINE ON SELF-HEATING IN 22 NM FDSOI MOSFETS	69
<i>Arka Halder, Lucas Nyssens, Martin Rack, Jean-Pierre Raskin, Valeriya Kilchytka</i>	
COMPACT MODELING OF 3D VERTICAL JUNCTIONLESS GATE-ALL-AROUND SILICON NANOWIRE TRANSISTORS	73
<i>Chhandak Mukherjee, Guilhem Larrieu, Cristell Maneux</i>	
NEW EMBEDDED RESISTANCE/ GATED DIODE ON THIN FILM SILICON BIMOS DEVICE FOR ADVANCED ESD PROTECTION IN FD-SOI TECHNOLOGY	77
<i>Ph. Galy, G. Delahaye, L. Anghel</i>	
TRAP IDENTIFICATION ON N-CHANNEL GAA NW FETS	81
<i>A. Bordin, B. Cretu, R. Carin, E. Simoen, G. Hellings, D. Linten, C. Claeys</i>	
V_{MIN} PREDICTION FOR NEGATIVE CAPACITANCE MOSFET BASED SRAM	85
<i>Tapas Dutta, Vihar Georgiev, Asen Asenov</i>	
STUDY OF THE MANUFACTURE UNCERTAINTY IMPACT OF THE HYBRID SET-FET CIRCUIT	89
<i>E. Amat, A. Del Moral, F. Klüpfel, J. Bausells, F. Perez-Murano</i>	
COMPREHENSIVE MODELING OF COUPLED SPIN AND CHARGE TRANSPORT THROUGH MAGNETIC TUNNEL JUNCTIONS	93
<i>Simone Fiorentini, Johannes Ender, Siegfried Selberherr, Roberto Lacerda De Orio, Wolfgang Goes, Viktor Sverdlov</i>	
EFFICIENT IMPLEMENTATION OF S/D TUNNELING IN 2D MS-EMC OF NANO-ELECTRONIC DEVICES INCLUDING THE THICKNESS DEPENDENT EFFECTIVE MASS	97
<i>Cristina Medina-Bailon, Carlos Sampedro, Hamilton Carrillo-Nuñez, Jaehyun Lee, José Luis Padilla, Luca Donetti, Vihar Georgiev, Francisco Gamiz, Asen Asenov</i>	
LARGE-SCALE CMOS-COMPATIBLE PROCESS FOR GROWING SI-BC8 NANOWIRES	101
<i>I. Mazzotta, F. Rigoni, F. Irrera, P. Riello, S. Quaranta, A. Latini, F. Palma</i>	
HIGH DIELECTRIC CONSTANT SUB - NANOMETRIC LAMINATES OF BINARY OXIDES FOR THE APPLICATION IN HIGH-DENSITY CAPACITANCES	105
<i>M. Upadhyay, M. Ben Elbahri, R. Coq Germanicus, U. Lüders</i>	

Y-FUNCTION BASED METHODOLOGY FOR ACCURATE STATISTICAL EXTRACTION OF HEMT DEVICE PARAMETERS FOR GAN TECHNOLOGY	109
<i>Romeo Kom Kammeugne, Charles Leroux, Jacques Cluzel, Laura Vauche, Cyrille Le Royer, Romain Gwoziecki, Jérôme Biscarrat, Fred Gaillard, Matthew Charles, Edwige Bano, Gérard Ghibaudo</i>	
SCHOTTKY-BARRIER FET ULTRA-LOW-POWER DIODE	113
<i>Mike Schwarz, Alexander Kloes, Denis Flandre</i>	
HORIZONTAL, STACKED OR VERTICAL SILICON NANOWIRES: DOES IT MATTER FROM A LOW-FREQUENCY NOISE PERSPECTIVE?	117
<i>Eddy Simoen, Alberto Vinicius De Oliveira, Paula Ghedini Der Agopian, Romain Ritzenthaler, Hans Mertens, Naoto Horiguchi, Joao Antonio Martino, Cor Claeyns, Anabela Veloso</i>	
FROM 1.8V TO 0.19V VOLTAGE BIAS ON ANALOG SPIKING NEURON IN 28NM UTBB FD-SOI TECHNOLOGY	123
<i>V. Cincon, E. I. Vatajelu, L. Anghel, Ph. Galy</i>	
CHARACTERISTIC C - V PROFILE AS A SIGNATURE FOR ELECTROSTATIC DOPING IN FD-SOI	127
<i>Gaurav Gupta, Raymond J. E. Hueting</i>	
ELECTROSTATICS AND CHANNEL COUPLING ON 28 NM FD-SOI FOR CRYOGENIC APPLICATIONS	131
<i>Bruna Cardoso Paz, Mikaël Cassé, Sebastien Haendler, Andre Juge, Emmanuel Vincent, Philippe Galy, Franck Arnaud, Gérard Ghibaudo, Maud Vinet, Silvano De Franceschi, Tristan Meunier, Fred Gaillard</i>	
REDUCED CURRENT SPIN-ORBIT TORQUE SWITCHING OF A PERPENDICULARLY MAGNETIZED FREE LAYER	135
<i>Roberto Lacerda De Orio, Johannes Ender, Simone Fiorentini, Wolfgang Goes, Siegfried Selberherr, Viktor Sverdlov</i>	
LOGIC ELEMENTS AND CROSSBAR ARCHITECTURE BASED ON SOI TWO-GATE FERROELECTRIC TRANSISTORS	139
<i>Mikhail Tarkov, Alexey Leushin, Fedor Tikhonenko, Ida Tyschenko, Valentin Antonov, Vladimir Popov, Andrey Miakonkikh, Konstantin Rudenko</i>	
CONTACTS BETWEEN CMOS CIRCUITS AND CELL MEMBRANE BY SILICON NANOWIRES	143
<i>G. Galderisi, D. A. M. Feyen, R. Gaetani, M. Mercola, E. Messina, F. Palma</i>	
MODIFYING SOI PROPERTIES BY THE CO ⁺ MOLECULAR ION IMPLANTATION	147
<i>Vladimir Popov, Valentin Antonov, Fedor Tikhonenko, Andrey Miakonkikh, Sergey Simakin, Konstantin Rudenko, Vladimir Lukichev</i>	
CURRENT HYSTERESIS IN SOS HETEROSTRUCTURES WITH INTERLAYER SILICON OXIDE	151
<i>Valentin Antonov, Sergey Tarkov, Vladimir Popov</i>	
SUPPRESSING CROSSTALK IN THE PHOTOELECTRON IN-SITU SENSING DEVICE (PISD) BY DOUBLE SOI	155
<i>M. Arsalan, Liu Jian, A. Zaslavsky, S. Cristoloveanu, X. Zhang, Fy. Liu, B. Li, J. Wan</i>	

FREQUENCY MODULATED C-V CHARACTERISTICS SHIFT IN DOUBLE-LAYER HIGH-K GATE STACK MIS DEVICES.....	159
<i>Andrzej Mazurak, Robert Mroczynski, Bogdan Majkusiak</i>	
PHASE TRANSFORMATION IN ALD HAFNIA BASED LAYERS FOR SILICON-ON-FERROELECTRIC DEVICES	163
<i>Andrey Miakonkikh, Andrey Lomov, Alexander Rogozhin, Konstantin Rudenko, Vladimir Lukichev, Dmitry Kiselev, Fedor Tikhonenko, Valentin Antonov, Vladimir Popov</i>	
3D SIMULATION FLOW FOR A SNUBBER DEVICE.....	167
<i>Yves Aubry</i>	
EXCITED CARRIER RECOMBINATION IN BLACK SILICON	171
<i>Seref Kalem, Villy Sundstrom</i>	
ULTRA-LOW POWER SCALED III-V-ON-SI 1T-DRAMS WITH QUANTUM WELL HETEROSTRUCTURES.....	175
<i>C. Convertino, L. Vergano, L. Czornomaz, C. B. Zota, S. Karg</i>	
INFLUENCE OF FIN WIDTH VARIATION ON THE ELECTRICAL CHARACTERISTICS OF N-TYPE JUNCTIONLESS NANOWIRE TRANSISTORS AT HIGH TEMPERATURES	179
<i>Thales Augusto Ribeiro, Sylvain Barraud, Flavio Enrico Bergamaschi, Marcelo Antonio Pavanello</i>	
CVD-GROWN BACK-GATED MOS ₂ TRANSISTORS.....	183
<i>Carlos Marquez, Norberto Salazar, Farzan Gity, Carlos Navarro, Gioele Mirabelli, Ray Duffy, Jose Galdon, Santiago Navarro, Paul K. Hurley, Francisco Gamiz</i>	
SINGLE AND TRIPLE INSULATOR TUNNEL RECTIFIERS FOR INFRARED ENERGY HARVESTING	187
<i>S. B. Tekin, P. Das, A. D. Weerakkody, N. Sedghi, S. Hall, I. Z. Mitrovic, P. R. Chalker, M. Werner, J. S. Wrench</i>	
POISSON-SCHRÖDINGER SIMULATION OF INVERSION CHARGE IN FDSOI MOSFET DOWN TO 0K - TOWARDS COMPACT MODELING FOR CRYO CMOS APPLICATION.....	191
<i>M. Aouad, S. Martinie, F. Triozon, T. Poiroux, M. Vinet, G. Ghibaudo</i>	
REVISITING AN INFLUENCE OF ISLAND EDGES ON ELECTRICAL CHARACTERISTICS OF PSEUDO-MOSFET METHOD	195
<i>Daigo Mori, Shingo Sato</i>	
IMPACT OF CHANNEL IMPLANT VARIATION ON RTN AND FLICKER NOISE.....	199
<i>Yannick Raffel, Konrad Seidel, Luca Pirro, Steffen Lehmann, Raik Hoffmann, Ricardo Olivo, Thomas Kämpfe, Johannes Heitmann</i>	
TOPOLOGICALLY PROTECTED AND CONVENTIONAL SUBBANDS IN A 1T' -MOS ₂ NANORIBBON CHANNEL	203
<i>Viktor Sverdlov, Al-Moatasem Bellah El-Sayed, Siegfried Selberherr, Hans Kosina</i>	
'ON-THE-FLY' MEASUREMENTS OF CMOS INVERTERS PERFORMANCE DEGRADATION UNDER PULSED STRESS	207
<i>A. Crespo-Yepes, R. Ramos, E. Barajas, X. Aragones, D. Mateo, J. Martin-Martinez, R. Rodriguez, M. Nafria</i>	
THERMAL BROADENING OF THE ELECTRON MOBILITY DISTRIBUTION IN FD-SOI MOSFETS.....	211
<i>G. A. Umana-Membreno, N. D. Akhavan, J. Antoszewski, L. Faraone, S. Cristoloveanu</i>	

TUNNELING AND RESONANT TUNNELING EFFECTS IN THE METAL-ULTRATHIN
OXIDE-(N⁺)SILICON STRUCTURES 215
Piotr Wisniewski, Bogdan Majkusiak, Bartlomiej Stonio

Author Index