

2020 IFIP/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC 2020)

**Salt Lake City, Utah, USA
5 – 7 October 2020**



**IEEE Catalog Number: CFP20LSI-POD
ISBN: 978-1-7281-5410-7**

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

| | |
|-------------------------|-------------------|
| IEEE Catalog Number: | CFP20LSI-POD |
| ISBN (Print-On-Demand): | 978-1-7281-5410-7 |
| ISBN (Online): | 978-1-7281-5409-1 |
| ISSN: | 2324-8432 |

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

| | |
|---|-----|
| OPEN-SOURCE EDA: IF WE BUILD IT, WHO WILL COME? | 1 |
| <i>Andrew B. Kahng</i> | |
| SCALABLE OPEN-SOURCE SYSTEM-ON-CHIP DESIGN: (INVITED TALK - EXTENDED ABSTRACT) | 7 |
| <i>Luca P. Carloni</i> | |
| MULTI-LABEL HD CLASSIFICATION IN 3D FLASH | 10 |
| <i>Justin Morris; Yilun Hao; Saransh Gupta; Ranganathan Ramkumar; Jeffrey Yu; Mohsen Imani; Baris Aksanli; Tajana Rosing</i> | |
| EARLY RTL ANALYSIS FOR SCA VULNERABILITY IN FUZZY EXTRACTORS OF MEMORY-BASED PUF ENABLED DEVICES | 16 |
| <i>Xinhui Lai; Maksim Jenihhin; Georgios Selimis; Sven Goossens; Roel Maes; Kolin Paul</i> | |
| SAT-BASED DATA-FLOW MAPPING ONTO ARRAY PROCESSOR | 22 |
| <i>Yukio Miyasaka; Masahiro Fujita</i> | |
| ABSTRACTPIM: BRIDGING THE GAP BETWEEN PROCESSING-IN-MEMORY TECHNOLOGY AND INSTRUCTION SET ARCHITECTURE | 28 |
| <i>Adi Eliahu; Rotem Ben-Hur; Ronny Ronen; Shahar Kvatinsky</i> | |
| LAYOUT CONSIDERATIONS OF LOGIC DESIGNS USING AN N-LAYER 3D NANOFABRIC PROCESS FLOW | 34 |
| <i>Edouard Giacomini; Juergen Boemmels; Julien Ryckaert; Francky Cathoor; Pierre-Emmanuel Gaillardon</i> | |
| SIMULTANEOUS ESTIMATION OF TEMPERATURE AND VOLTAGE FROM DIGITAL DELAY DIVERSITY | 40 |
| <i>Xiaoyu Lian; Sherief Reda; Jacob K. Rosenstein</i> | |
| EXPLORING THE FPGA IMPLEMENTATIONS OF THE LBLOCK, PICCOLO, TWINE, AND KLEIN CIPHERS | 46 |
| <i>S. Moraitis; D. Seitanidis; G. Theodoridis; O. Koufopavlou</i> | |
| A 0.8V 875 MS/S 7B LOW-POWER SAR ADC FOR ADC-BASED WIRELINE RECEIVERS IN 22NM FDSOI | 52 |
| <i>David Cordova; Wim Cops; Yann Deval; Francois Rivet; Herve Lapuyade; Nicolas Nodenot; Yohan Piccin</i> | |
| CROSS-LAYER HARDWARE/SOFTWARE ASSESSMENT OF THE OPEN-SOURCE NVDLA CONFIGURABLE DEEP LEARNING ACCELERATOR | 58 |
| <i>Alessandro Veronesi; Milos Krstic; Davide Bertozzi</i> | |
| X-MAGIC: ENHANCING PIM USING INPUT OVERWRITING CAPABILITIES | 64 |
| <i>Natan Peled; Rotem Ben-Hur; Ronny Ronen; Shahar Kvatinsky</i> | |
| A MINIMALISTIC PERSPECTIVE ON KOBLITZ CURVE SCALAR MULTIPLICATION FOR FPGA PLATFORMS | 70 |
| <i>Siddhartha Chowdhury; Debapriya Basu Roy; Debdeep Mukhopadhyay</i> | |
| 3D LOGIC CELLS DESIGN AND RESULTS BASED ON VERTICAL NWFET TECHNOLOGY INCLUDING TIED COMPACT MODEL | 76 |
| <i>Chhandak Mukherjee; Marina Deng; François Marc; Cristell Maneux; Arnaud Poittevin; Ian O'Connor; Sébastien Le Beux; Cedric Marchand; Abhishek Kumar; Aurélie Lecestre; Guilhem Larrieu</i> | |
| AUTOMATIC TIMING CLOSURE FOR RELATIVE TIMED DESIGNS | 82 |
| <i>Tannu Sharma; Kenneth S. Stevens</i> | |
| MINING HYPERPROPERTIES FROM BEHAVIORAL TRACES | 88 |
| <i>Mayank Rawat; Sujit Kumar Muduli; Pramod Subramanyan</i> | |
| A HYBRID CACHE HW/SW STACK FOR OPTIMIZING NEURAL NETWORK RUNTIME, POWER AND ENDURANCE | 94 |
| <i>William Andrew Simon; Alexandre Levisse; Marina Zapater; David Atienza</i> | |
| AN ULP SELF-SUPPLIED BRAIN INTERFACE CIRCUIT | 100 |
| <i>Amin Aghighi; Massood Tabib-Azar; Armin Tajalli</i> | |
| ENERGY AND AREA EFFICIENT MIXED-MODE MCMC MIMO DETECTOR | 105 |
| <i>Amin Aghighi; Behrouz Farhang-Boroujeny; Armin Tajalli</i> | |
| MIST: MONITOR GENERATION FROM INFORMAL SPECIFICATIONS FOR FIRMWARE VERIFICATION | 111 |
| <i>Samuele Germiniani; Moreno Bragaglio; Graziano Pravadelli</i> | |
| BREAKING ACORN AT BITSTREAM LEVEL | 117 |
| <i>Michail Moraitis; Elena Dubrova; Kalle Ngo</i> | |

| | |
|---|-----|
| BREAKING BARRIERS: MAXIMIZING ARRAY UTILIZATION FOR COMPUTE IN-MEMORY FABRICS | 123 |
| <i>Brian Crafton; Samuel Spetalnick; Gauthaman Murali; Tushar Krishna; Sung-Kyu Lim; Arijit Raychowdhury</i> | |
| SANSCRYPT: A SPORADIC-AUTHENTICATION-BASED SEQUENTIAL LOGIC ENCRYPTION SCHEME | 129 |
| <i>Yinghua Hu; Kaixin Yang; Shahin Nazarian; Pierluigi Nuzzo</i> | |
| BASIC BLOCK ENCODING BASED RUN-TIME CFI CHECK FOR EMBEDDED SOFTWARE | 135 |
| <i>Love Kumar Sah; Srivarsha Polnati; Sheikh Ariful Islam; Srinivas Katkooori</i> | |
| AN OPEN-SOURCE FRAMEWORK FOR AUTONOMOUS SOC DESIGN WITH ANALOG BLOCK GENERATION | 141 |
| <i>Tutu Ajayi; Sumanth Kamineni; Yaswanth K. Cherivirala; Morteza Fayazi; Kyumin Kwon; Mehdi Saligane; Shourya Gupta; Chien-Hen Chen; Dennis Sylvester; David Blaauw; Ronald Dreslinski; Benton Calhoun; David D. Wentzloff</i> | |
| ULTRA-COMPACT, SCALABLE, ENERGY-EFFICIENT VO₂ INSULATOR-METAL-TRANSITION OXIDE BASED SPIKING NEURONS FOR LIQUID STATE MACHINES | 147 |
| <i>Samiran Ganguly; Nikhil Shukla; Avik W. Ghosh</i> | |
| TESTING THE DIVERGENCE STACK MEMORY ON GPGPUS: A MODULAR IN-FIELD TEST STRATEGY | 153 |
| <i>Josie E. Rodriguez Condia; M. Sonza Reorda</i> | |
| A MODEL STUDY OF MULTILEVEL SIGNALING FOR HIGH-SPEED CHIPLET-TO-CHIPLET COMMUNICATION IN 2.5D INTEGRATION | 159 |
| <i>Rakshith Saligram; Ankit Kaul; Muhammad S. Bakir; Arijit Raychowdhury</i> | |
| RAT: A LIGHTWEIGHT SYSTEM-LEVEL SOFT ERROR MITIGATION TECHNIQUE | 165 |
| <i>Jonas Gava; Ricardo Reis; Luciano Ost</i> | |
| A LOW-POWER 10 TO 15 GB/S COMMON-GATE CTLE BASED ON OPTIMIZED ACTIVE INDUCTORS | 171 |
| <i>Amin Aghighi; Armin Tajalli; Mohammad Taherzadeh-Sani</i> | |
| PT CONTROLLED BUCK CONVERTER WITH ADAPTIVE PCCM USING CHARGE MONITORING AND NMOS CURRENT SENSING | 176 |
| <i>Yongnan Chen; Yanhan Zeng; Junkai Chen; Hong-Zhou Tan</i> | |
| FAST-TRANSIENT, LIGHT-LOAD EFFICIENT DC-DC CONVERTER USING AN AUXILIARY D-LDO | 181 |
| <i>Haochang Zhi; Yanhan Zeng; Wei Zhou; Hong-Zhou Tan</i> | |
| SUBTHRESHOLD-HYBRID SOLUTIONS FOR THERMAL SENSOR AND REFERENCE CIRCUITS IN ADVANCED CMOS | 186 |
| <i>Matthias Eberlein; Harald Pretl</i> | |
| TEMPERATURE AND SUPPLY VOLTAGE MONITORING WITH CURRENT-MODE RELAXATION OSCILLATORS | 192 |
| <i>Shanshan Dai; Caleb R. Tulloss; Xiaoyu Lian; Kangping Hu; Sherief Reda; Jacob K. Rosenstein</i> | |
| DESIGN, IMPLEMENTATION AND ANALYSIS OF EFFICIENT HARDWARE-BASED SECURITY PRIMITIVES | 198 |
| <i>N. Nalla Anandakumar; Somitra Kumar Sanadhya; Mohammad S. Hashmi</i> | |
| MULTIPLE-NOC EXPLORATION AND CUSTOMIZATION FOR ENERGY EFFICIENT TRAFFIC DISTRIBUTION | 200 |
| <i>Sonal Yadav; Vijay Laxmi; Manoj Singh Gaur</i> | |
| DESIGN AUTOMATION FOR SIDE CHANNEL RESISTANT LIGHTWEIGHT CRYPTOGRAPHY | 202 |
| <i>Rajat Sadhukhan; Debdeep Mukhopadhyay</i> | |
| OPTIMIZATION TOOLS FOR CONVNETS ON THE EDGE | 204 |
| <i>Valentino Peluso; Enrico Macii; Andrea Calimera</i> | |
| MEMORY AND ENERGY EFFICIENT METHOD TOWARD SPARSE NEURAL NETWORK USING LFSR INDEXING | 206 |
| <i>Foroozan Karimzadeh; Arijit Raychowdhury</i> | |
| ONLINE REWARD-BASED TRAINING OF SPIKING CENTRAL PATTERN GENERATOR FOR HEXAPOD LOCOMOTION | 208 |
| <i>Ashwin Sanjay Lele; Yan Fang; Justin Ting; Arijit Raychowdhury</i> | |
| DEVICE MODELING AND CIRCUIT DESIGN FOR SCALABLE BEYOND-CMOS COMPUTING | 210 |
| <i>Xuan Hu; Naimul Hassan; Wesley H. Brigner; Maverick Chauwin; Joseph S. Friedman</i> | |
| Author Index | |