

2020 International SoC Design Conference (ISOCC 2020)

**Yeosu, South Korea
21 – 24 October 2020**



**IEEE Catalog Number: CFP2069E-POD
ISBN: 978-1-7281-8332-9**

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP2069E-POD
ISBN (Print-On-Demand):	978-1-7281-8332-9
ISBN (Online):	978-1-7281-8331-2
ISSN:	2163-9612

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

A 1 MS/S 9.15 ENOB LOW-POWER SAR ADC WITH TRIPLE-CHARGE-SHARING TECHNIQUE	1
<i>Soonsung Ahn, Jaegeun Song, Chaegang Lim, Yohan Choi, Sooho Park, Yunsoo Park, Chulwoo Kim</i>	
A THIRD-ORDER DT DELTA-SIGMA MODULATOR WITH NOISE-COUPPLING TECHNIQUE	3
<i>Tae-Gwan Kim, Kang-I Cho, Ho-Jin Kim, Jun-Ho Boo, Yong-Sik Kwak, Gil-Cho Ahn</i>	
MTCMOS-BASED TERNARY TO BINARY CONVERTER	5
<i>Seunghan Baek, Sunmean Kim, Youngchang Choi, Seokhyeong Kang</i>	
DIGITAL-TO-ANALOG CONVERTER ARCHITECTURES BASED ON POLYGONAL AND PRIME NUMBERS	7
<i>Yuanyang Du, Xueyan Bai, Manato Hirai, Shuhei Yamamoto, Anna Kuwana, Haruo Kobayashi, Kazuyoshi Kubo</i>	
NONLINEARITY ANALYSIS OF RESISTIVE LADDER-BASED CURRENT-STEERING DIGITAL-TO-ANALOG CONVERTER	9
<i>Manato Hirai, Hiroshi Tanimoto, Yuji Gendai, Shuhei Yamamoto, Anna Kuwana, Haruo Kobayashi</i>	
COMPARATIVE ANALYSIS OF FINFET AND PLANAR MOSFET SRAMS	11
<i>K Pradeep, B Mohith, K P Manjunath, M S Sunita</i>	
ASYMMETRIC PREFETCHING ARCHITECTURE FOR MULTICORE PROCESSOR.....	13
<i>Duheon Choi, Kwangsu Kim, Eui-Young Chung</i>	
DESIGN AND IMPLEMENTATION OF A LOW POWER TERNARY CONTENT ADDRESSABLE MEMORY (TCAM)	15
<i>S Karthik, D Karthick, M V Sanjaya, Madhav Rao</i>	
AN ON-CHIP SCALABLE LOW POWER CONSUMPTION HIGH-VOLTAGE DRIVER BASED ON STANDARD CMOS TECHNOLOGY	17
<i>Jorge Cañada, Yui Yoshida, Hiroki Miura, Nobuhiko Nakano</i>	
EFFICIENT TSV FAULT DETECTION SCHEME FOR HIGH BANDWIDTH MEMORY USING PATTERN ANALYSIS	19
<i>Kwanho Bae, Jongsun Park</i>	
DEEP NEURAL NETWORK TRAINING ACCELERATOR DESIGNS IN ASIC AND FPGA	21
<i>Shreyas K. Venkataramanaiah, Shihui Yin, Yu Cao, Jae-Sun Seo</i>	
MULTI-CHANNEL INPUT DEEP CONVOLUTIONAL NEURAL NETWORK FOR MAMMOGRAM DIAGNOSIS	23
<i>Ji Hoon Bae, Joon Hyeon Park, Jin Hyeok Park, Myung Hoon Sunwoo</i>	
A METHOD OF PARTITIONING CONVOLUTIONAL LAYER TO MULTIPLE FPGAS	25
<i>Kensuke Iizuka, Kohei Ito, Kazuei Hironaka, Hideharu Amano</i>	

DEEP LEARNING HARDWARE/SOFTWARE CO-DESIGN FOR HEART SOUND CLASSIFICATION.....	27
<i>Wun-Siou Jhong, Shao-I Chu, Yu-Jung Huang, Tsun-Yi Hsu, Wei-Chen Lin, Pokai Huang, Jia-Jung Wang</i>	
A REAL-TIME EMOTION RECOGNITION SYSTEM BASED ON AN AI SYSTEM-ON-CHIP DESIGN	29
<i>Wei-Chih Li, Cheng-Jie Yang, Wai-Chi Fang</i>	
DESIGN AND VALIDATION OF A BLOCKER REJECTION LNA WITH ON-CHIP DUAL-NOTCH FILTERS	31
<i>Raymond Gyaang, Dong-Ho Lee, Jusung Kim</i>	
A BASEBAND ANALOG SPECTRUM SENSING UNIT EMPLOYING SUPER SOURCE FOLLOWER-BASED CHANNEL SELECTION FILTERS.....	33
<i>Seohyeong Jeong, Dongmin Kim, Donggu Im</i>	
ASK MODULATOR SPUR REDUCTION USING SIGMA DELTA MODULATOR AND OSCILLATOR	35
<i>Baek Hwan Kim, Kang Yoon Lee</i>	
A HIGH EFFICIENT RF-DC CONVERTER FOR RF ENERGY HARVESTING APPLICATIONS.....	37
<i>Muhammad Basim, Danial Khan, Qurat Ul Ain, Khuram Shehzad, Muhammad Asif, Kang Yoon Lee</i>	
MULTI-BAND PLL FOR RF WIRELESS CHARGER AT 2.4 GHZ AND 5.8 GHZ.....	39
<i>Joonhong Park, David Kim, Reejin Jo, Jongwan Jo, Younggun Pu, Kangyoon Lee</i>	
A 8.4GB/S LOW POWER TRANSMITTER WITH 1.66 PJ/B USING 40:1 SERIALIZER FOR DISPLAYPORT INTERFACE	41
<i>Woosong Jung, Jinhyung Lee, Kwangho Lee, Hyojun Kim, Deog-Kyoon Jeong</i>	
OPTICAL RECEIVER FRONT-END FOR ACTIVE OPTICAL CABLE IN 180 NM CMOS	43
<i>Daehyun Koh, Dainel Jeong, Jeongho Hwang, Deog-Kyoon Jeong</i>	
A FAST LOCKING DUTY CYCLE CORRECTOR WITH HIGH ACCURACY	45
<i>Eun-Young Jung, Won-Young Lee</i>	
5 GB/S OPTICAL TRANSCEIVER FOR MEMS TUNABLE HCG-VCSSEL IN 65 NM CMOS	47
<i>Sean Kane Lloyd M. Quintans, Francesca Bea V. Narcida, Janelle Eira A. Tordesillas, Maria Patricia Rouelli G. Sabino, Anastacia B. Alvarez, Maria Theresa G. De Leon, John Richard E. Hizon, Christopher G. Santos, Marc D. Rosales</i>	
PERFORMANCE OPTIMIZATION OF SILICON PHOTONIC RING SWITCH WITH CMOS DRIVER	49
<i>Daewon Rho, Minkyu Kim, Hyun-Kyu Kim, Woo-Young Choi</i>	
REDUNDANCY ANALYSIS OPTIMIZATION WITH CLUSTERED KNOWN SOLUTIONS FOR HIGH SPEED REPAIR.....	51
<i>Hayoung Lee, Donghyun Han, Hogyong Kim, Sungho Kang</i>	
ON-CHIP INTERCONNECT OPTIMIZATION AND VALIDATION USING VIRTUAL PLATFORM.....	53
<i>Jungyun Choi, Kyungsu Kang, Sangho Park, Seunghan Lee, Yohan Park, Byeongwook Bae, Byunghoon Lee, Byungchul Yoo</i>	

HEURISTIC ALGORITHMS FOR DYNAMIC SCHEDULING OF MOLDABLE TASKS	55
<i>Takuma Hikida, Hiroki Nishikawa, Hiroyuki Tomiyama</i>	
DIAGNOSIS OF SCAN CHAIN FAULTS BASED-ON MACHINE-LEARNING	57
<i>Hyeonchan Lim, Tae Hyun Kim, Seunghwan Kim, Sungho Kang</i>	
A FRAMEWORK FOR DETECTING THE PRESENCE OF AN UNATTENDED CHILD IN A VEHICLE.....	59
<i>Seung-Yeong Lee, Jae-Hyoung Lee, Hyeonuk Jang, Woojoo Lee</i>	
AN INTELLIGENT IN-CABIN MONITORING SYSTEM IN FULLY AUTONOMOUS VEHICLES.....	61
<i>Ashutosh Mishra, Jinhyuk Kim, Dohyun Kim, Jaekwang Cha, Shiho Kim</i>	
A LOW NOISE MEMS BASED CMOS RESONATOR USING MAGNETOELECTRIC SENSOR	63
<i>Mehdi Nasrollahpour, Alexei Matyushov, Mohsen Zaeimbashi, Nian Xiang Sun</i>	
PARALLELIZATION OF LOCAL PATH PLANNING FOR HIGH RELIABLE AUTONOMOUS DRONES.....	67
<i>Yusuke Hirota, Ittetsu Taniguchi, Takao Onoye</i>	
DESIGN OF A LOW-COST APPROXIMATE ADDER WITH A ZERO TRUNCATION.....	69
<i>Jungwon Lee, Hyoju Seo, Yerin Kim, Yongtae Kim</i>	
HIGH SPEED, APPROXIMATE ARITHMETIC BASED CONVOLUTIONAL NEURAL NETWORK ACCELERATOR	71
<i>Mohammed E. Elbtity, Hyun-Wook Son, Dong-Yeong Lee, Hyungwon Kim</i>	
BOOTH FUSION: EFFICIENT BIT FUSION MULTIPLIER WITH BOOTH ENCODING.....	73
<i>Seokho Lee, Youngmin Kim</i>	
EARLY TERMINATION OF STDP LEARNING WITH SPIKE COUNTS IN SPIKING NEURAL NETWORKS.....	75
<i>Sunghyun Choi, Jongsun Park</i>	
A CURRENT-LINK CMOS ANALOG NEURON WITH SIMPLIFIED SYNAPSE USING A MERGED SWITCH ARRAY	77
<i>Hee-Yeon Yang, Yu-Jin Noh, Sung-Ho Lee, Geun-Won Kim, Hang-Geun Jeong, Donggu Im</i>	
EARLY IMAGE TERMINATION TECHNIQUE DURING STDP TRAINING OF SPIKING NEURAL NETWORK.....	79
<i>Dongwoo Lew, Jongsun Park</i>	
A TOP-DOWN APPROACH FOR LOW NOISE AMPLIFIER DESIGN USING VERILOG-A	81
<i>Renzo Nicolas Alsim, Anastacia Ballestil-Alvarez, Maria Theresa De Leon, Marc Rosales, Maria Patricia Rouelli Sabino, Christopher Santos, John Richard Hizon</i>	
A WIDEBAND DISTRIBUTED DEMODULATOR AT 100 GHZ	83
<i>Zubair Mehmood, Munkyo Seo</i>	
A 100 GHZ LO CANCELLATION BASED HIGH SPEED OOK MODULATOR.....	85
<i>Zubair Mehmood, Munkyo Seo</i>	
A K-BAND VCO-BASED IMPULSE GENERATOR FOR UWB RADAR SENSORS.....	87
<i>Byeong Jae Seo, Yun Seong Eo, Seung Hwan Jung</i>	

A DESIGN OF 5.8GHZ TUNABLE BAND NOISE CANCELLING CMOS LNA FOR DSRC COMMUNICATIONS.....	89
<i>Dong Won Lee, Kang-Yoon Lee</i>	
A VOTING PHASE DETECTOR DESIGN WITH MITIGATED PROCESS VARIATION	91
<i>Derek Lin, Jun-Yu Yang, Shi-Yu Huang</i>	
DESIGNING A CLASS E POWER AMPLIFIER THROUGH MODELING IN VERILOG-A	93
<i>Arriel Ting, Anastacia Alvarez, Maria Theresa De Leon, Marc Rosales, Maria Patricia Rouelli Sabino, John Richard Hizon, Christopher Santos</i>	
AN EVALUATION OF EDGE COMPUTING PLATFORM FOR RELIABLE AUTOMATED DRONES.....	95
<i>Jo Yoshimoto, Ittetsu Taniguchi, Hiroyuki Tomiyama, Takao Onoye</i>	
EXTRACTION OF ROM DATA FROM BITSTREAM IN XILINX FPGA.....	97
<i>Soyeon Choi, Jieun Yeo, Hoyoung Yoo</i>	
A FAST FULL-SYSTEM SIMULATION ENVIRONMENT FOR MEMORY SYSTEM EVALUATION.....	99
<i>Taeyang Jeong, Sangwoo Han, Eui-Young Chung</i>	
BATTERYLESS DC-DC BOOST CONVERTER FOR THERMOELECTRIC ENERGY HARVESTING DEVICES.....	101
<i>Robert Chen-Hao Chang, Pui-Sun Lei, Jerry Kuei-Shou Huang, Wei-Chih Chen</i>	
AN INTERFACE FOR SHOCK INPUTS IN PIEZOELECTRIC ENERGY HARVESTING USING SYNCHRONOUS ELECTRIC CHARGE EXTRACTION	103
<i>Christian Joseph Dia, Ralfael Himor, Anastacia Alvarez, John Richard Hizon, Marc Rosales, Maria Patricia Rouelli Sabino, Christopher Santos, Maria Theresa De Leon</i>	
PEAK CURRENT CONTROL BOOST CONVERTER WITH TIME-MULTIPLEX.....	105
<i>Elizabeth Amyouny, Yixuan He, Kyung-Ki Kim, Yong-Bin Kim</i>	
DESIGN OF CURRENT SENSOR IN COT DC-DC CONVERTER FOR IOT APPLICATIONS.....	107
<i>Qurat Ul Ain, Danial Khan, Muhammad Basim, Kang Yoon Lee</i>	
50 MHZ 3-LEVEL BUCK CONVERTER WITH ADDED BOOST CONVERTER	109
<i>M S Sunita, G D Mayur, Preet Bedi, Nagesh Verma, Shashidhar Tantry</i>	
PROCESSING TIME REDUCTION FOR JPEG COMPRESSION USING PIXEL ARRAY CONVERSION	111
<i>Rei Yamazaki, Toshiyuki Inoue, Akira Tsuchiya, Keiji Kishine</i>	
HIGH-QUALITY HTTP LIVE STREAMING SYSTEM FOR LIMITED COMMUNICATION BANDWIDTH	113
<i>Jung Gyu Min, Youngjoo Lee</i>	
SEQUENTIAL COMPRESSION USING EFFICIENT LUT CORRELATION FOR DISPLAY DEFECT COMPENSATION.....	115
<i>Joo-Sung Choi, Suk-Ju Kang, Min-Ji Lee, Jun-Young Park, Ji-Won Lee</i>	
A RECONFIGURABLE APPROXIMATE FLOATING-POINT MULTIPLIER WITH KNN.....	117
<i>Younggyun Cho, Mi Lu</i>	

LOW-COST HARDWARE ARCHITECTURE FOR INTEGRAL IMAGE GENERATION USING WORD LENGTH REDUCTION.....	119
<i>Junghwan Kim, Jongkil Hyun, Byungin Moon</i>	
FAST 3D HAND POSE ESTIMATION FOR REAL-TIME SYSTEM.....	121
<i>Jae-Hun Song, Suk-Ju Kang</i>	
A TWO-STAGE TRAINING MECHANISM FOR THE CNN WITH TRAINABLE ACTIVATION FUNCTION	123
<i>Kun-Chih Jimmy Chen, Jing-Wen Liang</i>	
A NOVEL SCHEME TO MAP CONVOLUTIONAL NETWORKS TO NETWORK-ON-CHIP WITH COMPUTING-IN-MEMORY NODES.....	125
<i>Jiayi Liu, Kejie Huang</i>	
LOW COST EARLY EXIT DECISION UNIT DESIGN FOR CNN ACCELERATOR.....	127
<i>Geonho Kim, Jongsun Park</i>	
CONFIDENCE SCORE BASED MINI-BATCH SKIPPING FOR CNN TRAINING ON MINI-BATCH TRAINING ENVIRONMENT	129
<i>Joongho Jo, Jongsun Park</i>	
AN ULTRA-LOW-POWER TUNABLE BUMP CIRCUIT USING SOURCE-DEGENERATED DIFFERENTIAL TRANSCONDUCTOR	131
<i>Yixuan He, Minsu Choi, Kyung-Ki Kim, Yong-Bin Kim</i>	
STUDY ON CREST FACTOR CONTROLLED MULTI-TONE SIGNAL FOR ANALOG RF CIRCUIT TESTING	133
<i>Yukiko Shibasaki, Koji Asami, Akemi Hatta, Riho Aoki, Anna Kuwana, Haruo Kobayashi</i>	
LOW POWER LOSS IGBT DRIVER CIRCUIT USING CURRENT DRIVE.....	135
<i>Yudai Abe, Akio Iwabuchi, Jun-Ichi Matsuda, Anna Kuwana, Takashi Ida, Yukiko Shibasaki, Haruo Kobayashi</i>	
OPERATION AND STABILITY ANALYSIS OF TEMPERATURE-INSENSITIVE MOS REFERENCE CURRENT SOURCE WITH SELF-BIAS CIRCUIT	137
<i>Souma Yamamoto, Kuswan Isam Ebisawa, Yudai Abe, Takashi Ida, Yukiko Shibasaki, Nobukazu Tsukiji, Anna Kuwana, Haruo Kobayashi, Akira Suzuki, Yukichi Todoroki, Toshihiko Kakinoki, Nobuto Ono, Kazuhiro Miura</i>	
MEMORY-LIKE DEFECT DIAGNOSIS FOR CMOL FPGAS.....	139
<i>Jihye Kim, Hayoung Lee, Seokjun Jang, Hogyong Kim, Sungho Kang</i>	
AN EFFICIENT FPGA IMPLEMENTATION OF IZHIVKICH NEURON MODEL.....	141
<i>Shiyu Yang, Peilin Liu, Jianwei Xue, Rongdi Sun, Rendong Ying</i>	
AN ENERGY-EFFICIENT IMPRECISE ADDER WITH A LOWER-PART CONSTANT APPROXIMATION.....	143
<i>Hyoju Seo, Yoon Seok Yang, Yongtae Kim</i>	
DESIGN SPACE EXPLORATION OF A 512KB STT-ASSISTED SOT MRAM CACHE	145
<i>Adrian G. Caburnay, Jonathan Gabriel S. A. Reyes, Anastacia P. Ballesil-Alvarez, Maria Theresa G. De Leon, John Richard E. Hizon, Marc D. Rosales, Christopher G. Santos, Maria Patricia Rouelli G. Sabino</i>	

VARIATION-TOLERANT SEPARATED PRE-CHARGE SENSE AMPLIFIER FOR RESISTIVE NON-VOLATILE LOGIC CIRCUIT	147
<i>Jooyoon Kim, Jongsun Park</i>	
LOW POWER HIGH SPEED BODY DRIVEN COMPARATOR FOR IMPLANTABLE ELECTRONICS	149
<i>P. Vijaya Lakshmi, Sarada Musala, Avireni Srinivasulu</i>	
IMPROVED NAGATA CURRENT SOURCE INSENSITIVE TO TEMPERATURE AND POWER SUPPLY VOLTAGE	151
<i>Takashi Hosono, Lei Sha, Souma Yamamoto, Mayu Hirano, Takashi Ida, Anna Kuwana, Haruo Kobayashi, Yoichi Moroshima, Hiromichi Harakawa, Takeshi Oikawa</i>	
AN AREA-EFFICIENT TEMPERATURE COMPENSATED SUB-THRESHOLD CMOS VOLTAGE REFERENCE	153
<i>Hyojun Kim, Jun-Eun Park, Deog-Kyoon Jeong</i>	
LOW POWER SPIKING NEURAL NETWORK CIRCUIT WITH COMPACT SYNAPSE AND NEURON CELLS	157
<i>Malik Summair Asghar, Saad Arslan, Hyungwon Kim</i>	
THE EFFECTS OF TIMING ERROR SOURCES IN WIRELESS MULTI-UNIT OFF-LINE ACQUISITION SYSTEMS	159
<i>Giuseppe Coviello, Gianfranco Avitabile, Antonello Florio</i>	
IMAGE RADAR-BASED TRAFFIC SURVEILLANCE SYSTEM: AN ALL-WEATHER SENSOR AS INTELLIGENT TRANSPORTATION INFRASTRUCTURE COMPONENT.....	161
<i>Yu Du, Ka Lok Man, Eng Gee Lim</i>	
BIONIC SYNPANTIC APPLICATION OF OXRRAM DEVICES.....	163
<i>Zongjie Shen, Chun Zhao, Li Yang, Cezhou Zhao</i>	
A NOVEL GLOBAL MAXIMUM POWER POINT TRACKING TECHNIQUE BASED ON SHADING DETECTION FOR PHOTOVOLTAIC STRINGS.....	165
<i>Ziqiang Bi, Jieming Ma, Ka Lok Man, Yong Yue, Jeremy S. Smith</i>	
THE IMPACT OF COHERENT SIGNAL RECEPTION ON INTERFEROMETRIC ANGLE OF ARRIVAL ESTIMATION.....	167
<i>Antonello Florio, Gianfranco Avitabile, Giuseppe Coviello, Jieming Ma, Ka Lok Man</i>	
INVESTIGATION ON SYNAPTIC CHARACTERISTICS OF INTERFACIAL PHASE CHANGE MEMORY FOR ARTIFICIAL SYNAPSE APPLICATION	169
<i>Shinyoung Kang, Juyoung Lee, Yunheub Song</i>	
A LOW-POWER SMART GESTURE SENSING SOC WITH ON-CHIP IMAGE SENSOR FOR SMART DEVICES	171
<i>Van Loi Le, Taegeun Yoo, Ju Eon Kim, Kwang-Hyun Baek, Tony Tae-Hyoung Kim</i>	
HIGH THROUGHPUT AND SECURE AUTHENTICATION-ENCRYPTION ON ASYNCHRONOUS MULTICORE PROCESSOR FOR EDGE COMPUTING IOT APPLICATIONS.....	173
<i>Weng-Geng Ho, Ali Akbar Pammu, Ne Kyaw Zwa Lwin, Kwen-Siong Chong, Bah-Hwee Gwee</i>	
DESIGN OF CURRENT-MODE 8T SRAM COMPUTE-IN-MEMORY MACRO FOR PROCESSING NEURAL NETWORKS	175
<i>Taegeun Yoo, Tony Tae-Hyoung Kim, Bongjin Kim, Chengshuo Yu, Kevin Chai Tshun Chuan</i>	

DESIGN OF CLASS- ϕ , INVERTER	179
<i>Hiroo Sekiya, Jingyue Ma, Kien Nguyen, Xiuqin Wei</i>	
FRUSTRATED COMPLEX NETWORKS OF NONLINEAR CIRCUITS WITH STOCHASTICALLY COUPLING.....	181
<i>Yoko Uwate, Yoshifumi Nishio, Thomas Ott</i>	
MAINTAINING IMAGES BY CELLULAR NEURAL NETWORKS WITH SWITCHING TWO TEMPLATES.....	183
<i>Kodai Kitamura, Yoko Uwate, Yoshifumi Nishio</i>	
INVESTIGATION OF SYNCHRONIZATION PHENOMENA IN COUPLED TWO-DEGREES- OF-FREEDOM CHAOTIC CIRCUITS.....	185
<i>Naoto Yonemoto, Katsuya Nakabai, Yoko Uwate, Yoshifumi Nishio</i>	
ANALYSIS OF SYNCHRONIZATION PHENOMENA IN COMPLEX NETWORKS CONSISTING OF VAN DER POL OSCILLATORS	187
<i>Tsuyoshi Isozaki, Takumi Nara, Yoko Uwate, Yoshifumi Nishio</i>	
PROTOTYPE OF LOW COMPLEXITY CNN HARDWARE ACCELERATOR WITH FPGA- BASED PYNQ PLATFORM FOR DUAL-MODE BIOMETRICS RECOGNITION	189
<i>Yu-Hsiang Chen, Chih-Peng Fan, Robert Chen-Hao Chang</i>	
3D HUMAN MOTION RECONSTRUCTION IN UNITY WITH MONOCULAR CAMERA.....	191
<i>Tai-Wei Chen, Wei-Liang Lin</i>	
HIGH EFFICIENT BANDWIDTH UTILIZATION HARDWARE DESIGN AND IMPLEMENT FOR AI DEEP LEARNING ACCELERATOR.....	193
<i>Chung-Bin Wu, Yin-Tsung Hwang, Yu-Cheng Hsueh, Yu-Kuan Hsiao</i>	
APPLICATION OF BLIND SIGNAL PROCESSING IN IMAGE WATERMARKING SYSTEMS.....	195
<i>Chuen-Yau Chen, Cheng-Yuan Lin, Yi-Ze Zou, Hung-Ming Hsiao, Yen-Ting Chen</i>	
A DISTANCE-AWARE TECHNIQUE FOR OBJECT DETECTION USED IN SELF-DRIVING VEHICLES.....	197
<i>Kuan-Hung Chen, Yu-Ta Lu</i>	
THE INFLUENCE MEASURES OF LIGHT INTENSITY ON MACHINE LEARNING FOR SEMANTIC SEGMENTATION	199
<i>Cheng-Hsien Chen, Yeong-Kang Lai</i>	
IMPACT OF VARIABILITY ISSUES OF RESISTIVE MEMORY SYNAPSES ON PATTERN RECOGNITION SYSTEMS.....	201
<i>Jiyong Woo, Miyoung Lee, Jeong Hun Kim, Jong-Pil Im, Solyee Im, Yeriaron Kim, Seung Eon Moon, Joohyun Lee</i>	
NONLINEAR TIME SERIES ANALYSIS OF SPIKE DATA OF IZHIKEVICH NEURON MODEL.....	203
<i>Yoko Uwate, Yoshifumi Nishio, Marie Engelen J. Obien, Urs Frey</i>	
SCALABILITY ANALYSIS AND MODELING OF XPOINT-BASED MRAM.....	205
<i>Liang Chang, Siqi Yang, Jiahao Liu, Jianbiao Xiao, Jun Zhou</i>	
AREA AND ENERGY-EFFICIENT MULTI-CHANNEL INSTRUMENTATION AMPLIFIERS FOR BIOMEDICAL APPLICATIONS	207
<i>Jerald Yoo</i>	

LOW-COMPLEXITY DNN-BASED END-TO-END AUTOMATIC SPEECH RECOGNITION USING LOW-RANK APPROXIMATION	210
<i>Jongmin Park, Youngjoo Lee</i>	
EFFICIENT K-PARALLEL PIPELINED NTT ARCHITECTURE FOR POST QUANTUM CRYPTOGRAPHY	212
<i>Phap Duong-Ngoc, Yong-Jin Kim, Hanho Lee</i>	
FAST PROTOTYPING OF A DEEP NEURAL NETWORK ON AN FPGA	214
<i>Wonjong Kim, Hyegang Jun</i>	
EFFICIENT CHECK NODE UNIT ARCHITECTURE FOR NON-BINARY QUASI-CYCLIC LDPC CODES.....	216
<i>Thang Xuan Pham, Hanho Lee</i>	
RECENT TREND OF NEUROMORPHIC COMPUTING HARDWARE: INTEL'S NEUROMORPHIC SYSTEM PERSPECTIVE.....	218
<i>Yoon Seok Yang, Yongtae Kim</i>	
A SUB-1-MW FRACTIONAL-N PHASE-LOCKED LOOP FOR MIXER-BASED WAKE-UP RECEIVER IN WIRELESS SENSORS	220
<i>Arash Hejazi, Behnam Samadpoor Rikan, S. A. H. Asl, Kang-Yoon Lee</i>	
A HIGH-EFFICIENCY PARALLEL-SSHI RECTIFIER FOR PIEZOELECTRIC ENERGY HARVESTING	222
<i>Hao-Hsiang Hsu, Ching-Yuan Yang, Dung-An Wang</i>	
A CURRENT FEEDBACK INSTRUMENTATION AMPLIFIER WITH CURRENT REUSE AND POWER LINE INTERFERENCE MITIGATION TECHNIQUE FOR ECG RECORDING.....	224
<i>Donggeun You, Hyunwoo Heo, Hyungseup Kim, Yongsu Kwon, Hyoungho Ko, Sangmin Lee</i>	
PHASE-LOCKED LOOP-BASED NANORESONATOR INTEGRATED CIRCUIT FOR MOTIONAL RESISTANCE SENSING WITH AUTOMATIC GAIN CONTROL	226
<i>Hyunwoo Heo, Hyungseup Kim, Donggeun You, Yongsu Kwon, Hyoungho Ko, Yil-Suk Yang</i>	
A 28.4 NV/ $\sqrt{\text{HZ}}$ CHOPPER STABILIZED CURRENT FEEDBACK INSTRUMENTATION AMPLIFIER WITH AUTO OFFSET CALIBRATION DAC FOR RESISTIVE BRIDGE SENSOR	228
<i>Yongsu Kwon, Hyungseup Kim, Donggeun You, Hyunwoo Heo, Hyoungho Ko, Sangmin Lee</i>	
AN ALL-DIGITAL MDLL FOR PROGRAMMABLE N/M-RATIO FREQUENCY MULTIPLICATION	230
<i>Taeyeon Kim, Sunguk Choi, S. Han, Jongsun Kim</i>	
DESIGN TECHNIQUES FOR ROBUST AND AREA-EFFICIENT CURRENT SOURCES IN NANOMETER CMOS TECHNOLOGY.....	232
<i>Taeung No, Jaeduk Han</i>	
13.56 MHZ HIGH-EFFICIENCY POWER TRANSMITTER AND RECEIVER FOR WIRELESSLY POWERED BIOMEDICAL IMPLANTS	234
<i>Yoon Woo Kim, Min Gu Kim, Yellappa Palagani, Jun Rim Choi</i>	
A 12-B 2 MS/S R-C TWO-STEP SAR ADC WITH BIT-CYCLING TIME CONTROL AND LSB CORRECTION LOGIC	238
<i>Hyeokjoon Yang, Hyunbae Lee, Hanseul Kim, Sangwook Park, Jinwook Burm</i>	

SIMPLE REFERENCE VOLTAGE GENERATION CIRCUIT INSENSITIVE TO TEMPERATURE.....	242
<i>Lei Sha, Anna Kuwana, Masashi Horiguchi, Haruo Kobayashi</i>	
CHAOTIC TRUE RANDOM NUMBER GENERATOR FOR SECURE COMMUNICATION APPLICATIONS.....	244
<i>Alaaddin Al-Shidaifat, Chamindra Jayawickrama, Yechan Jung, Songwook-Lee, Hanjung Song, Nihan Kahrama</i>	
CURRENT MODE NEUROMORPHIC IMPLEMENTATION USING CURRENT MEMORY	248
<i>Hyungmin Kim, Daniel Juhun Lee, Soyoun Park, Taemin Nho, Youngchul Shin, Seongkweon Kim, Dong Ha Shim</i>	
DESIGN OF A CMOS CURRENT-MODE SQUARING CIRCUIT FOR TRAINING ANALOG NEURAL NETWORKS.....	250
<i>So-Hyeon Park, Jae-Hee Lee, Hang-Geun Jeong, Donggu Im</i>	
CALIBRATION OF M-CHANNEL TIME-INTERLEAVED ANALOG-TO-DIGITAL CONVERTERS BASED ON CURVE FITTING	252
<i>Yang A. Tavares, Sewon Lee, Seunghyun Kim, Minjae Lee</i>	
LOW-POWER 4-TRIT CURRENT-STEERING DAC FOR TERNARY DATA CONVERSION	254
<i>Youngchang Choi, Sunmean Kim, Seunghan Baek, Seokhyeong Kang</i>	
REDUCED POWER CONSUMPTION CURRENT-MODE ADC USING SAR LOGIC FOR AI APPLICATION.....	256
<i>Soyoun Park, Hyungmin Kim, Daniel Juhun Lee, Taemin Nho, Seongkweon Kim, Dongha Shim</i>	
A DESIGN OF 5.8 GHZ ULTRALOW-POWER WAKE-UP RECEIVER: 14 KHZ ON OFF KEYING FOR DSRC APPLICATION	260
<i>Soon Ho Choi, Kang Yoon Lee</i>	
A DESIGN OF CHARGE PUMP FOR LOW NOISE PHASE-LOCKED LOOPS USING CLOCK QUADRATURE	262
<i>Min Yeong Kim, Kang Yoon Lee</i>	
HIGH-SPEED TRANSCEIVER NETWORK FOR IN-VEHICLE COMMUNICATION SYSTEM.....	264
<i>Kyongsu Lee, Jae-Yoon Sim</i>	
A 112-GB/S PAM-4 TRANSMITTER WITH 8:1 MUX IN 28-NM CMOS	266
<i>Jung-Woo Sull, Hyungrok Do, Deog-Kyoon Jeong</i>	
IMPLEMENTATION OF REAL-TIME SIMULATION SYSTEM FOR LI-ION BATTERY PROTECTION CIRCUIT MODULE	268
<i>Min-Joon Kim, Sung-Hun Chae, Yeon-Kug Moon</i>	
BINARY CONTENT-ADDRESSABLE MEMORY SYSTEM USING NANO-ELECTROMECHANICAL MEMORY SWITCH.....	270
<i>Hyunju Kim, Youngmin Kim</i>	
VARIABLE LENGTH MAC FOR CAN SECURITY PROTOCOL	272
<i>Yeon-Jin Kim, Jin-Gyun Chung</i>	
NANO-ELECTROMECHANICAL MEMORY SWITCH BASED TERNARY CONTENT-ADDRESSABLE MEMORY.....	274
<i>Mannhee Cho, Youngmin Kim</i>	

AN MAE-AWARE ROI SAMPLING MODEL FOR LIDAR	276
<i>Quan-Dung Pham, Xuan Truong Nguyen, Hyuk-Jae Lee, Hyun Kim</i>	
PEDESTRIAN DETECTION IN INFRARED THERMAL IMAGES BASED ON RAISED COSINE DISTRIBUTION.....	278
<i>Manikanta Prahlad Manda, Chansu Park, Byeongcheol Oh, Daijoon Hyun, Hi Seok Kim</i>	
FULLY RANDOMIZED 4-CHANNEL 30 GB/S DIFFERENTIAL PRBS GENERATOR WITH SINGLE CLOCK INPUT AND DIFFERENT CHANNEL SEED SETTINGS: 4 X 30GB/S DIFFERENTIAL PRBSG WITH DIFFERENT SEED SETTINGS USING SINGLE CLOCK	280
<i>Waseem Abbas, Munkyo Seo</i>	
GATE DIFFUSION INPUT MULTI-THRESHOLD NULL CONVENTION LOGIC CIRCUIT DESIGN APPROACH	282
<i>Prashanthi Metku, Minsu Choi, Kyung-Ki Kim, Yong-Bin Kim</i>	
IMPLEMENTATION OF MODULAR SUBTRACTION UNIT FOR NTT-BASED POLYNOMIAL MULTIPLIER	284
<i>Seungho Lee, Youngmin Kim</i>	
BIT-SERIAL MULTIPLIER BASED NEURAL PROCESSING ELEMENT WITH APPROXIMATE ADDER TREE.....	286
<i>Cheolwon Jo, Kwangyeob Lee</i>	
ADAPTIVE BATTERY STATE-OF-CHARGE ESTIMATION METHOD FOR ELECTRIC VEHICLE BATTERY MANAGEMENT SYSTEM	288
<i>Min-Joon Kim, Sung-Hun Chae, Yeon-Kug Moon</i>	
RESOURCE UTILIZATION OPTIMIZED DESIGN METHOD FOR MATCHED FILTER OF PSS SEARCHER	290
<i>Dohyun Kim, Taeyang Jeong, Eui-Young Chung</i>	
FAST 6T SRAM BIT-LINE COMPUTING WITH CONSECUTIVE SHORT PULSE WORD- LINES AND SKEWED INVERTER.....	292
<i>Jinho Jeong, Jongsun Park</i>	
A BIT-LINE BOOSTING TECHNIQUE FOR FAST BIT-LINE COMPUTATION WITHOUT READ DISTURBANCE	294
<i>Sungsoo Cheon, Jongsun Park</i>	
EXPLORING REPLACEMENT POLICY FOR MEMCACHED.....	296
<i>Gi Lee, Byoung Jin Kim, Eui-Young Chung</i>	
LOW POWER APPROXIMATE MULTIPLIER USING ERROR TOLERANT ADDER	298
<i>Jaeik Cho, Youngmin Kim</i>	
AN ULTRA-LOW POWER WAKE-UP RECEIVER DIGITAL CONTROLLER FOR 5.8 GHZ DSRC APPLICATIONS	300
<i>Imran Ali, Muhammad Asif, Huo Yingge, Muhammad Riaz Ur Rehman, Kang-Yoon Lee</i>	
IMPLEMENTATION OF A ROUND ROBIN PROCESSING ELEMENT FOR DEEP LEARNING ACCELERATOR.....	302
<i>Eunchong Lee, Yongseok Lee, Sang-Seol Lee, Byoung-Ho Choi</i>	
IMPLEMENTATION OF LOW COST ARIA ARCHITECTURE WITH COMPOSITE FIELD OPTIMIZATION AND DATAPATH MODIFICATION	304
<i>Junghoon Cho, Junhyun Song, Jongsun Park</i>	

DESIGN OF 32-BIT PROCESSOR FOR EMBEDDED SYSTEMS	306
<i>Hyun Woo Oh, Kwon Neung Cho, Seung Eun Lee</i>	
CAN SECURITY PROTOCOL USING MODIFIED MAC.....	308
<i>Do-Yeon Hwang, Yeon-Jin Kim, Jin-Gyun Chung</i>	
A PREDICTION SCHEME IN SPIKING NEURAL NETWORK (SNN) HARDWARE FOR ULTRA-LOW POWER CONSUMPTION.....	310
<i>Jeonggyu Yang, Taigon Song</i>	
HDR IMAGE GENERATOR FOCUSED ON SATURATED REGION RESTORATION WITH CONTEXTUAL LOSS	312
<i>Ye In Park, Jou Won Song, Suk-Ju Kang</i>	
MIXTURE OF DETERMINISTIC AND STOCHASTIC QUANTIZATION SCHEMES FOR LIGHTWEIGHT CNN.....	314
<i>Sungrae Kim, Hyun Kim</i>	
MASK-SOFT FILTER PRUNING FOR LIGHTWEIGHT CNN INFERENCE.....	316
<i>Nam Joon Kim, Hyun Kim</i>	
A CASE STUDY ON RUBBING CHARACTER RECOGNITION BASED ON DEEP LEARNING.....	318
<i>Zelin Meng, Zhiyu Zhang, Lin Meng, Hiroyuki Tomiyama</i>	
INSTANT AND ACCURATE INSTANCE SEGMENTATION EQUIPPED WITH PATH AGGREGATION AND ATTENTION GATE	320
<i>Seung Il Lee, Hyun Kim</i>	
FPGA IMPLEMENTATION OF SEQUENCE-TO-SEQUENCE PREDICTING SPIKING NEURAL NETWORKS.....	322
<i>Changmin Ye, Vladimir Kornijcuk, Jeeson Kim, Doo Seok Jeong</i>	
EFFICIENT FINAL OUTPUT FEATURE MAP PROCESSING METHOD SUPPORTING REAL-TIME OBJECT DETECTION AND RECOGNITION.....	324
<i>Seong Bin Choi, Sang-Seol Lee, Jonghee Park, Sung-Joon Jang, Byung-Ho Choi</i>	
COMPACT CNN TRAINING ACCELERATOR WITH VARIABLE FLOATING-POINT DATAPATH	326
<i>Jiun Hong, Taegeon Lee, Saad Arslan, Hyungwon Kim</i>	
A LIGHTWEIGHT DNN FOR ECG IMAGE CLASSIFICATION	328
<i>Amrita Rana, Kyung Ki Kim</i>	
SCHEDULING OF RIGID TASKS ON HETEROGENEOUS MULTICORES.....	330
<i>Takava Watanabe, Hiroki Nishikawa, Hiroyuki Tomiyama</i>	
IMPROVING ANALYSIS COVERAGE FOR DYNAMIC IR DROP SIGN-OFF IN FINFET SOC DESIGN	332
<i>Minji Lee, Changseok Choi, Donghyeon Seo, Byeongjun Bang, Yongseok Kang, Woohyun Paik</i>	
A QUADCOPTERS FLIGHT SIMULATION CONSIDERING THE INFLUENCE OF WIND.....	334
<i>Mayu Ida, Hiroki Nishikawa, Xiangbo Kong, Ittetsu Taniguchi, Hiroyuki Tomiyama</i>	

EFFECTIVE SOFTWARE SCHEME OF THE SPACE VECTOR MODULATION USING ONE-CHIP MICRO-CONTROLLER	336
<i>Woo-Young Choi</i>	
AN EFFICIENT SENSORY SYSTEM FOR INTELLIGENT GAS MONITORING: ACCURATE CLASSIFICATION AND PRECISE QUANTIFICATION OF GASES/ ODORS	338
<i>Ashutosh Mishra, Shiho Kim, N S Rajput</i>	
SKIN DEFORMATION DETECTION SENSORY SYSTEM FOR AR HEADSET HANDS-FREE INTERFACE	342
<i>Jaekwang Cha, Jinhyuk Kim, Shiho Kim</i>	

Author Index