2020 IEEE International Test Conference (ITC 2020)

Washington, DC, USA
1 – 6 November 2020

IEEE Catalog Number: CFP20ITC-POD
ISBN: 978-1-7281-9114-0

Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number: CFP20ITC-POD
ISBN (Print-On-Demand): 978-1-7281-9114-0
ISBN (Online): 978-1-7281-9113-3
ISSN: 1089-3539

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings.com

TABLE OF CONTENTS

LEARNING A WAFER FEATURE WITH ONE TRAINING SAMPLE 1
Yueling Jenny Zeng, Li-C. Wang, Chuanhe Jay Shan, Nik Sumikawa

MULTI-LEVEL ACCESS PROTECTION FOR FUTURE IEEE P1687.1 IJTAG NETWORKS 11
David Brauchler, Jennifer Dworak

A UNIFIED METHOD OF DESIGNING SIGNATURE ANALYZERS FOR DIGITAL AND MIXED-SIGNAL CIRCUITS TESTING 21
Vadim Geurkov, Lev Kirischian

SELECTING CLOSE-TO-FUNCTIONAL PATH DELAY FAULTS FOR TEST GENERATION 26
Irith Pomeranz

STREAMING SCAN NETWORK (SSN): AN EFFICIENT PACKETIZED DATA NETWORK FOR TESTING OF COMPLEX SOCS 31
Jean-François Côté, Mark Kassab, Wojciech Janiszewski, Ricardo Rodrigues, Reinhard Meier, Bartosz Kaczmarek, Peter Orlando, Geir Eide, Janusz Rajski, Glenn Colon-Bonet, Naveen Mysore, Ya Yin, Pankaj Pant

MODELING ACCURACY OF WIDEBAND POWER AMPLIFIERS WITH MEMORY EFFECTS VIA MEASUREMENTS 41
Wei Gao, Tao Jing

TEST CHALLENGES OF INTEL IA CORES 48
Uri Shpiro, Khen Wee, Kun-Han Tsai, Justyna Zawada, Xijiang Lin

NOVEL EYE DIAGRAM ESTIMATION TECHNIQUE TO ASSESS SIGNAL INTEGRITY IN HIGH-SPEED MEMORY TEST 53
Youngsu Oh, Dongmin Han, Byeongseon Go, Seungtaek Lee, Woosik Jeong

UNSUPERVISED ROOT-CAUSE ANALYSIS FOR INTEGRATED SYSTEMS 58
Renjian Pan, Zhaobo Zhang, Xin Li, Krishnendu Chakrabarty, Xinli Gu

CHARACTERIZATION, MODELING AND TEST OF SYNTHETIC ANTI-FERROMAGNET FLIP DEFECT IN STT-MRAMS 68
Lizhou Wu, Siddharth Rao, Mottaqiallah Taouil, Erik Jan Marinissen, Gouri Sankar Kar, Said Hamdioui

ONLINE FAULT DETECTION IN RERAM-BASED COMPUTING SYSTEMS BY MONITORING DYNAMIC POWER CONSUMPTION 78
Mengyun Liu, Krishnendu Chakrabarty

WAFER LEVEL STRESS: ENABLING ZERO DEFECT QUALITY FOR AUTOMOTIVE MICROCONTROLLERS WITHOUT PACKAGE BURN-IN 88
Chen He, Yanyao Yu

PROACTIVE SUPPLY NOISE MITIGATION WITH LOW-LATENCY MINOR VOLTAGE REGULATOR AND LIGHTWEIGHT CURRENT PREDICTION 98
Jun Chen, Masanori Hashimoto

SPARTA: A LASER PROBING APPROACH FOR TROJAN DETECTION 106
Andrew Stern, Dhwani Mehta, Shahin Tajik, Farimah Farahmandi, Mark Tehranipoor

A LEARNING-BASED CELL-AWARE DIAGNOSIS FLOW FOR INDUSTRIAL CUSTOMER RETURNS 116
S. Mhamdi, P. Girard, A. Virazel, A. Bosio, A. Ladhar

X-TOLERANT TUNABLE COMPACTOR FOR IN-SYSTEM TEST 126
Yingdi Liu, Sylwester Milewski, Grzegorz Mrugalski, Nilanjan Mukherjee, Janusz Rajski, Jerzy Tyszer, Bartosz Wldarczak

SECURITY PRESERVING INTEGRATION AND RESYNTHESIS OF RECONFIGURABLE SCAN NETWORKS 136
Natalia Lylina, Ahmed Atteya, Chih-Hao Wang, Hans-Joachim Wunderlich

CONCURRENT DETECTION OF FAILURES IN GPU CONTROL LOGIC FOR RELIABLE PARALLEL COMPUTING 146
Hiroaki Itsuji, Takumi Uezono, Tadanobu Toba, Kojiro Ito, Masanori Hashimoto

AVIONICS SIMULATION ENVIRONMENT 151
Hüseyin Sagirkaya, Gökhan Durgun

MEMORY REPAIR LOGIC SHARING TECHNIQUES AND THEIR IMPACT ON YIELD 154
Benoit Nadeau-Dostie, Luc Romain

MBIST SUPPORTED MULTI STEP TRIM FOR RELIABLE EMRAM SENSING 159
Jongsin Yun, Benoit Nadeau-Dostie, Martin Keim, Lori Schramm, Cyrille Dray, Mehdi Boujamaa, Khushal Gelda

BISTLOCK: EFFICIENT IP PIRACY PROTECTION USING BIST 164
Siyuan Chen, Jinwook Jung, Peilin Song, Krishnendu Chakrabarty, Gi-Joon Nam

RAPID PLL MONITORING BY A NOVEL MIN-MAX TIME-TO-DIGITAL CONVERTER 169
Wei-Hao Chen, Chu-Chun Hsu, Shi-Yu Huang

IJTAG THROUGH A TWO-PIN CHIP INTERFACE 177
Manu Baby, Bernd Büttner, Piet Engelke, Ulrike Pfannkuchen, Reinhard Meier, Jonathan Gaudet, J-F Côté, Givargis Danialy, Martin Keim, Lori Schramm

A WEAK ASYNCHRONOUS RESET (ARES) PUF USING START-UP CHARACTERISTICS OF NULL CONVENTIONAL LOGIC GATES 182
Sreeja Chowdhury, Rabin Acharya, William Boullion, Andrew Felder, Mark Howard, Jia Di, Domenic Forte

SCHMITT TRIGGER-BASED KEY PROVISIONING FOR LOCKING ANALOG/RF INTEGRATED CIRCUITS 192
A. Sanabria-Borbón, N. G. Jayasankaran, S. Lee, E. Sánchez-Sinencio, J. Hu, J. Rajendran

DESIGN OPTIMIZATION FOR N-PORT RF NETWORK REFLECTOMETERS UNDER NOISE AND GAIN IMPERFECTIONS 202
Muslum Emir Avci, Sule Ozev

TESTDNA-E: WAFER DEFECT SIGNATURE FOR PATTERN RECOGNITION BY ENSEMBLE LEARNING 212
Leon Li-Yang Chen, Katherine Shu-Min Li, Ken Chau-Cheung Cheng, Sying-Jyan Wang, Andrew Yi-Ann Huang, Leon Chou, Nova Cheng-Yen Tsai, Chen-Shiun Lee

ADVANCED OUTLIER DETECTION USING UNSUPERVISED LEARNING FOR SCREENING POTENTIAL CUSTOMER RETURNS 216
Hanbin Hu, Nguyen Nguyen, Chen He, Peng Li

QATG: AUTOMATIC TEST GENERATION FOR QUANTUM CIRCUITS 226
Chen-Hung Wu, Cheng-Yun Hsieh, Jiun-Yun Li, James Chien-Mo Li

FAT: TRAINING NEURAL NETWORKS FOR RELIABLE INFERENCE UNDER HARDWARE FAULTS 236
Ussama Zahid, Giulio Gambardella, Nicholas J. Fraser, Michaela Blott, Kees Vissers

IMPROVED CHAIN DIAGNOSIS METHODOLOGY FOR CLOCK AND CONTROL SIGNAL DEFECT IDENTIFICATION 246
Bharath Nandakumar, Sameer Chillarige, Anil Malik, Atul Chabbra, Nicholai L' Esperance, Robert Redburn

AUTOMATED ASSERTION GENERATION FROM NATURAL LANGUAGE SPECIFICATIONS 255
Steven J. Frederiksen, John Aromando, Michael S. Hsiao

CROSS-PUF ATTACKS ON ARBITER-PUFS THROUGH THEIR POWER SIDE-CHANNEL 260
Trevor Kroeger, Wei Cheng, Sylvain Guilley, Jean-Luc Danger, Naghmeh Karimi

FAST EVM TUNING OF MIMO WIRELESS SYSTEMS USING COLLABORATIVE PARALLEL TESTING AND IMPLICIT REWARD DRIVEN LEARNING 265
Suhasini Komarraju, Abhijit Chatterjee

CONCURRENT ERROR DETECTION IN EMBEDDED DIGITAL CONTROL OF NONLINEAR AUTONOMOUS SYSTEMS USING ADAPTIVE STATE SPACE CHECKS 275
Md Imran Momtaz, Chandramouli N Amarnath, Abhijit Chatterjee

FUNCTIONAL CRITICALITY CLASSIFICATION OF STRUCTURAL FAULTS IN AI ACCELERATORS 285
Arjun Chaudhuri, Jonti Talukdar, Fei Su, Krishnendu Chakrabarty

AT-SPEED DFT ARCHITECTURE FOR BUNDLED-DATA DESIGN 290
Ricardo Aquino Guazzelli, Laurent Fesquet

MACHINE LEARNING BASED PERFORMANCE PREDICTION OF MICROCONTROLLERS USING SPEED MONITORS 299
Riccardo Cantoro, Martin Huch, Tobias Kilian, Raffaele Martone, Ulf Schlichtmann, Giovanni Squillero

UNLEASHING THE POWER OF ANOMALY DATA FOR SOFT FAILURE PREDICTIVE ANALYTICS 304
Fei Su, Prashant Goteti, Min Zhang

INDUSTRIAL APPLICATION OF IJTAG STANDARDS TO THE TEST OF BIG-A/LITTLE-D DEVICES 314
Hans Martin Von Staudt, Mohamed Anas Benhebibi, Jeff Rearick, Michael Laisne

QUICK ANALYSES FOR IMPROVING RELIABILITY AND FUNCTIONAL SAFETY OF MIXED-SIGNAL ICS 324
Stephen Sunter, Michal Wolinski, Anthony Coyette, Ronny Vanhooren, Wim Dobbelaere, Nektar Xama, Jhon Gomez, Georges Gielen

SAT-ATPG GENERATED MULTI-PATTERN SCAN TESTS FOR CELL INTERNAL DEFECTS: COVERAGE ANALYSIS FOR RESISTIVE OPENS AND SHORTS 334
Sujay Pandey, Zhiwei Liao, Shreyas Nandi, Sanya Gupta, Suriyaprakash Natarajan, Arani Sinha, Adit Singh, Abhijit Chatterjee

STRESS, TEST, AND SIMULATION OF ANALOG IOS ON AUTOMOTIVE ICS 344
Chen He, Stephen Traynor, Gayathri Bhagavatheeswaran, Hector Sanchez

MACHINE INTELLIGENCE FOR EFFICIENT TEST PATTERN GENERATION 354
Soham Roy, Spencer K. Millican, Vishwani D. Agrawal

ON THE MEASUREMENT OF SAFE FAULT FAILURE RATES IN HIGH-PERFORMANCE COMPUTE PROCESSORS 359
Richard Bramley, Yanxiang Huang, Guangshan Duan, Nirmal Saxena, Paul Racunas

LOGIC FAULT DIAGNOSIS OF HIDDEN DELAY DEFECTS 369
Stefan Holst, Matthias Kampmann, Alexander Sprenger, Jan Dennis Reimer, Sybille Hellebrand, Hans-Joachim Wunderlich, Xiaoqing Wen

FUNCTIONAL TEST SEQUENCES FOR INDUCING VOLTAGE DROOPS IN A MULTI-THREADED PROCESSOR 379
Vijay Kiran Kalyanam, Eric Mahurin, Michael Spence, Jacob Abraham

MODELING NOVEL NON-JTAG IEEE 1687-LIKE ARCHITECTURES 389
M. Laisne, A. Crouch, M. Portolan, M. Keim, H. M. Von Staudt, M. Abdalwahab, B. Van Treuren, J. Rearick

LAIDAR: LEARNING FOR ACCURACY AND IDEAL DIAGNOSTIC RESOLUTION 399
Qicheng Huang, Chenlei Fang, R. D. Shawn Blanton

FLIP-FLOPS FANOUT SPLITTING IN SCAN DESIGNS 409
Maxim Ladnushkin

AUTOMATING DESIGN FOR YIELD: SILICON LEARNING TO PREDICTIVE MODELS AND DESIGN OPTIMIZATION 414
Srikanth Venkat Raman, Pongpachara Limpisathian, Pascal Meinerzhagen, Suriyaprakash Natarajan, Eric Yang

HIGH SPEED SERIAL LINKS RISK ASSESSMENT IN INDUSTRIAL POST-SILICON VALIDATION EXPLOITING MACHINE LEARNING TECHNIQUES 424
Cesar A. Sánchez-Martínez, Paulo López-Meyer, Esdras Juarez-Hernandez, Aaron Desiga-Orenday, Andrés Viveros-Wacher

FAIL MEMORY CONFIGURATION SET FOR RA ESTIMATION 429
Hayoung Lee, Keewon Cho, Sungho Kang, Wooheon Kang, Seungtaek Lee, Woosik Jeong

HIGH DEFECT-DENSITY YIELD LEARNING USING THREE-DIMENSIONAL LOGIC TEST CHIPS 438
Zeye Liu, R. D. Shawn Blanton

USING VOLUME CELL-AWARE DIAGNOSIS RESULTS TO IMPROVE PHYSICAL FAILURE ANALYSIS EFFICIENCY 448
Hanson Peng, Mao-Yuan Hsia, Man-Ting Pang, I.-Y. Chang, Jeff Fan, Huaxing Tang, Manish Sharma, Wu Yang

COST-EFFECTIVE TEST METHOD FOR SCREENING OUT UNEXPECTED FAILURE IN HIGH SPEED SERIAL INTERFACE IPS 452
Sang-Uck Ahn, Beom-Kyu Seo, Hyun-Woo Kim, Yeoun-Sook Shin, Hyung-Tae Kim, Ghil-Geun Oh, Young-Dae Kim

FAST BRING-UP OF AN AI SOC THROUGH IEEE 1687 INTEGRATING EMBEDDED TAPS AND IEEE 1500 INTERFACES 456
Haiying Ma, Ligang Lu, Haitao Qian, Jing Han, Xin Wen, Fanjin Meng, Rahul Singhal, Martin Keim, Yu Huang, Wu Yang

ROBUST DFT TECHNIQUES FOR BUILT-IN FAULT DETECTION IN OPERATIONAL AMPLIFIERS WITH HIGH COVERAGE 461
Marampally Saikiran, Mona Ganji, Degang Chen

DATA-DRIVEN FAULT MODEL DEVELOPMENT FOR SUPERCONDUCTING LOGIC 471
Mingye Li, Fangzhou Wang, Sandeep Gupta

AUTOMATED SOCKET ANOMALY DETECTION THROUGH DEEP LEARNING 476
Nidhi Agrawal, Min-Jian Yang, Constantinos Xanthopoulos, Vijayakumar Thangamariappan, Joe Xiao, Chee-Wah Ho, Keith Schaub, Ira Leventhal

DIGITAL DESIGN TECHNIQUES FOR DEPENDABLE HIGH PERFORMANCE COMPUTING 481
Sarah Azimi, Luca Sterpone

ASSURING SECURITY AND RELIABILITY OF EMERGING NON-VOLATILE MEMORIES 491
Mohammad Nasim Imtiaz Khan, Swaroop Ghosh

HARDWARE IP PROTECTION USING LOGIC ENCRYPTION AND WATERMARKING 501
Rajit Karmakar, Santanu Chattopadhyay

METHODS FOR SUSCEPTIBILITY ANALYSIS OF LOGIC GATES IN THE PRESENCE OF SINGLE EVENT TRANSIENTS 511
Rafael B. Schvittz, Paulo F. Butzen, Leomar S. Da Rosa

INTRODUCTION TO QUANTUM COMPUTATION RELIABILITY 520
Mitchell A. Thornton

NEW PERSPECTIVES ON CORE IN-FIELD PATH DELAY TEST 530
Riccardo Cantoro, Dario Foti, Sandro Sartoni, Matteo Sonza Reorda, Lorena Anghel, Michele Portolan

DIE-TO-DIE TESTING AND ECC ERROR MITIGATION IN AUTOMOTIVE AND INDUSTRIAL SAFETY APPLICATIONS 535
Gabriele Boschi, Elisa Spano, Hayk Grigoryan, Arun Kumar, Gurgen Harutyunyan

TEST AND DIAGNOSIS SOLUTION FOR FUNCTIONAL SAFETY 541
M. Casarsa, G. Harutyunyan, Y. Zorian

KNOWLEDGE TRANSFER FOR DIAGNOSIS OUTCOME PREVIEW WITH LIMITED DATA 546
Qicheng Huang, Chenlei Fang, R. D. Shawn Blanton

A DEEP LEARNING-BASED SCREENING METHOD FOR IMPROVING THE QUALITY AND RELIABILITY OF INTEGRATED PASSIVE DEVICES 555
Chien-Hui Chuang, Kuan-Wei Hou, Cheng-Wen Wu, Mincent Lee, Chia-Heng Tsai, Hao Chen, Min-Jer Wang

PREDICTION OF TEST PATTERN COUNT AND TEST DATA VOLUME FOR SCAN ARCHITECTURES UNDER DIFFERENT INPUT CHANNEL CONFIGURATIONS 564
Fong-Jyun Tsai, Chong-Siao Ye, Kuen-Jong Lee, Shi-Xuan Zheng, Yu Huang, Wu-Tung Cheng, Sudhakar M. Reddy, Mark Kassab, Janusz Rajski, Chen Wang, Justyna Zawada

Author Index