2020 IEEE 22nd Electronics Packaging Technology Conference (EPTC 2020)

Singapore 2 – 4 December 2020



IEEE Catalog Number: CFP20453-POD ISBN: 978-1-7281-8912-3

Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP20453-POD

 ISBN (Print-On-Demand):
 978-1-7281-8912-3

 ISBN (Online):
 978-1-7281-8911-6

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



Paper Title list.

paper ID	Page no.	Full Manuscript	Copyrght iDentifier	Paper Title
100	286 - 290	100PID6645169.pdf	100	Investigation of Interfacial IMC Growth and Shear Strength of Bi-doped Sn-Ag-Cu Solder Joints
101	335 - 339	101PID6568903.pdf	101	Thermal characterization of SiC MOSFETs for automotive power module
102	479 - 482	102PID6657379.pdf	102	Thermal Characterization for 2.5D FCBGA on GPU Application
103	380 - 385	103PID6660215.pdf	103	Numerical analysis of a MEMS sensor's deformation behavior considering dynamic moisture conditions.
104	406 - 407	104PID6653457.pdf	104	Challenges in Placement Requirements for Heterogeneous Integration
106	207 - 209	106PID6623031.pdf	106	Washability of Flexible Printed Circuitry for Wearable Electronics Applications
108	162 - 167	108PID6621911.pdf	108	Methodology to determine high precision variation in the electrical resistance of copper wires due to corrosion
109	90 - 94	109PID6621073.pdf	109	Molding Compound Development for Improved MSL1 Delamination Resistance in Plastic Encapsulated Clip Bond Power Package
112	95 - 100	112PID6603539.pdf	112	Process Optimization Study on Leadframe Surface Enhancements for Delamination Mitigation
113	140 - 146	113PID6603433.pdf	113	Introduction of Reverse Pyramid Configuration with Package Construction Characterization for Die Tilt Resolution of Highly Sensitive Temperature Sensor Device

114	216 - 220	114PID6624893.pdf	114	Study on SMT Quality Monitoring by Auto Optical Inspection: Effect of Moisture on Solder Paste of Module Assembly
116	101 - 103	116PID6626501.pdf	116	Effect of Package Pick and Place Process to Induce Chip Crack in Package by Different Stress Modes
117	44 - 48	117PID6624851.pdf	117	Mechanism of u-HAST failure caused by flux residue containing bromide
118	168 - 171	118PID6618751.pdf	118	Study on Cu Wire Wedge Crack and Fatigue Life Prediction During Thermal Cycling Test
121	242 - 245	121PID6600589.pdf	121	Design and measurement for millimeter-Wave PCB and broadband RF interconnection
123	408 - 412	123PID.pdf	123	Solder Joint Reliability of Double sided Assembled PLP Package
125	246 - 250	125PID6653283.pdf	125	Investigation of Thermal Performance of Antenna in Package for Automotive Radar System
126	386 - 393	126PID6621881.pdf	126	Modelling and prediction on process dependent wafer warpage for FOWLP technology using finite element analysis and statistical approach
128	453 - 458	128PID6605505.pdf	128	Impact of Process Variations on the Capacitance and Electrical Resistance down to 1.44 µm-Hybrid Bonding Interconnects
129	430 - 434	129PID6620667.pdf	129	Electrical characterization and design of hyperdense interconnect on HD-FOWLP for die to die connectivity for AI and ML accelerator applications
131	210 - 212	131PID6623035.pdf	131	Roll-to-Roll Gravure Printing of Electric Heaters on Polymeric Substrates
132	413 - 418	132PID6625355.pdf	132	Application of Face-Centered Central Composite Design for the Optimization of Chemical Etching Process of QFN-mr Package Using Alkaline-Based Chemical Solution

133	251 - 254	133PID6603509.pdf	133	Dual-band one-sided directional slot array antenna for 10GHz and 24GHz application
134	147 - 151	134PID6608263.pdf	134	Frequency Domain Methodology for Evaluating Signal Integrity Performance of Logic to Logic and HBM Interconnect Models for Chiplet Packaging
135	262 - 265	135PID6585315.pdf	135	Glass Substrate Interposer for TSV-Integrated Surface Electrode Ion Trap
136	221 - 227	136PID6624877.pdf	136	Deep Learning Analysis of 3D X-ray Images for Automated Object Detection and Attribute Measurement of Buried Package Features
137	266 - 267	137PID6623259.pdf	137	High performances 3D heterogeneous integrated devices based on 3D silicon capacitive interposer
138	152 - 155	138PID6623243.pdf	138	High Efficient RF Energy Harvesting Circuit using Cascade Structure
139	104 - 111	139PID6665937.pdf	139	Challenges of Lidded vs Lidless for High Performance Packages
140	112 - 115	140PID6625833.pdf	140	Resolution of Tie bar Protrusion Issue in Over- Molded Plastic Package
141	116 - 120	141PID6625663.pdf	141	Surface Characterization and Leadframe-to- Mold Adhesion Performance of Oxidation- Roughened Leadframes
142	419 - 424	142PID6638581.pdf	142	Wafer Level Void-Free Molded Underfill for High-Density Fan-out Packages
143	1 - 5	143PID6625495.pdf	143	Hybrid 3D Package with RDL and Laminate Substrate for Ultra-Thin and High-Bandwidth Applications
144	340 - 346	144PID6625481.pdf	144	Establishing the Single-Phase Cooling limit for Liquid-Cooled High Performance Electronic Devices

145	347 - 354	145PID6625479.pdf	145	Establishing Thermal Air-cooled Limit for High Performance Electronics Devices
146	121 - 126	146PID6662511.pdf	146	Thermal and Rheological Characterization for Process Parameter Definition of Nonconductive Adhesive Epoxy for Air Cavity Mold Packages
147	459 - 463	147PID6614377.pdf	147	Wafer Level Fine-Pitch Hybrid Bonding: Challenges and Remedies
148	255 - 256	148PID6627019.pdf	148	Impact of Package Inductance on Stability of mm-Wave Power Amplifiers
149	68 - 72	149PID6620663.pdf	149	Development of a laser-assisted bonding process for a flip-chip die with backside metallization
150	291 - 296	150PID6634003.pdf	150	Voids Reduction in Fine Pitch SiP Assembly Through Optimization Of Reflow Parameters
151	185 - 188	151PID6624547.pdf	151	Development of Pressure Sensing Array System for Retail Inventory Management
153	297 - 301	153PID6633121.pdf	153	Solder Paste Transfer via Pattern Tape Technology
154	73 -76	154PID6625831.pdf	154	Built-in Stress of packaging substrate's layers effects on warpage at room temperature
155	77 - 80	155PID6606433.pdf	155	An Automatic Chip-Package Co-Design Flow for Multi-core Neuromorphic Computing SiPs
156	213 - 215	156PID6623127.pdf	156	Roll-to-roll manufacturing of printed biosensor electrodes for ECG monitoring
157	127 - 129	157PID6660681.pdf	157	The Effect of Strip Argon Plasma Parameters onto the PPF and Ag-plated Surfaces Through Surface Characterization

158	189 - 193	158PID6623519.pdf	158	Fabrication of vertical through-holes to realize high through-put cell counting
159	6 - 9	159PID6624543.pdf	159	A Study of PECVD Silicon Oxides for Small Dimension Micro-Electromechanical Systems
160	302 - 306	160PID6656157.pdf	160	Power Module on Copper Lead Frame with Novel Sintering Paste and SnSb solder
161	10 - 13	161PID6626009.pdf	161	DRY ETCHED THROUGH SIC VIA (TSICV) PROCESS ANALYSIS USING DOE MODELLING
163	464 - 467	163PID6620473.pdf	163	Investigation of Paramagnetic Defects in SiCN and SiCO-based Wafer Bonding
164	394 - 398	164PID6625935.pdf	164	Tuning damage model to optimize the plastic strain distribution in electronic packaging structures
165	228 - 232	165PID6625955.pdf	165	Determination of Young's modulus of film on substrate by nanoindentation
166	312 - 315	166PID6630113.pdf	166	Failure analysis of Sn-3.0Ag-0.5Cu solder under compression in wide ranges of temperature and strain rate
167	81 - 84	167PID6621337.pdf	167	Millimeter wave CNT based flip chip coplanar interconnects
168	435 - 439	168PID6659087.pdf	168	Development of wafer level solderball placement process for RDL-first FOWLP
170	425 - 429	170PID6620699.pdf	170	Development of RDL-1st Fan-Out Panel-Level Packaging (FO-PLP) on 550mm x 650mm size panel
171	316 - 320	171PID6605563.pdf	171	Board Level Solder Joint Reliability Design and Analysis of FOWLP

172	355 - 358	172PID6623621.pdf	172	Thermoelectrics in cryogenic cooling
174	321 - 325	174PID6642191.pdf	174	Thermal Aging and Ball Shear Characterization of SAC-X Solders for Wafer Level Packaging
175	440 - 444	175PID6662883.pdf	175	Fan-Out Wafer Level Packaging Development Line
176	359 - 364	176PID6625449.pdf	176	Transient Thermal Evaluation of SiC Based Power Module Under Different Cooling Conditions
177	49 - 52	177PID6643317.pdf	177	Strain Response of a Semiconductor Package during Drop Test and Fast Gating Method by Bend Test
179	156 - 158	179PID6552055.pdf	179	900 MHz ISM band RF Energy Harvester for Powering ZigBee Module
180	233 - 236	180PID6602017.pdf	180	Practical characterization of micro fine RDL failure detection
181	257 - 261	181PID6657801.pdf	181	Double Mold Antenna in Package for 77 GHz Automotive Radar
182	14 - 18	182PID6659401.pdf	182	Laser drilling and Plasma Cleaning Process for Blind Via Through Mold Interconnect
183	445 - 448	183PID6645483.pdf	183	FOWLP RF Passive Circuit Designs for 77GHz MIMO radar applications
184	449 - 452	184PID6665883.pdf	184	Fan-out Packaging with Thin-film Inductors
185	268 - 272	185PID6659977.pdf	185	Wafer Warpage Evaluation of Through Si Interposer (TSI) with Different Temporary Bonding Materials

186	365 - 368	186PID6605555.pdf	186	Water balance optimization in hybrid microfluidic cooler embedded in Silicon interposer for data center application
187	172 - 175	187PID6626413.pdf	187	Material Removal Rate Prediction using the Classification-Regression Approach
188	237 - 241	188PID6622533.pdf	188	Redistribution Layer Defect Classification using Computer Vision Techniques and Machine Learning
189	399 - 402	189PID6601755.pdf	189	Evaluation of Residual Stress of Die Embedded Substrate with Hollow Structure for Heterogeneous Integration
190	369 - 375	190PID6604269.pdf	190	Thermal management of the high-power electronics in high temperature downhole environment
191	130 - 134	191PID6657109.pdf	191	A Study to Reduce Epoxy Molding Film Defects During Vacuum Lamination Process
192	19 - 21	192PID6625715.pdf	192	Combining low-dk properties with fast processing and low temperature curing for an advanced packaging dielectric material for 5G
193	194 - 197	193PID6607247.pdf	193	Simulation Research on Integrated Shadow Mask in Fabrication of OLED Displays
194	403 - 405	194PID6557023.pdf	194	Investigation on Contact Resistance of Connector Based on FEM
195	273 - 280	195PID6607097.pdf	195	Fast Finite Element Modeling Method for TSV Interposer on Specially Developed SAAS Cloud
196	198 - 202	196PID6652753.pdf	196	Temperature detection system for Renal Denervation Catheter application
197	468 - 471	197PID6661325.pdf	197	Wafer Level Back to Back Hybrid bonding for Multiple Wafer Stacking

199	22 - 26	199PID6660095.pdf	199	Yield Improvement of Silicon Trench Isolation for One-Step TSV
200	53 - 56	200PID6638541.pdf	200	Improvement of PCB reliability under HAST conditions by enhancing adhesion of DFSR on PPG
201	27 - 31	201PID6661687.pdf	201	Temporary Bonding and De-bonding Process for 2.5D/3D Applications
204	326 - 329	204PID6638369.pdf	204	Reliability Study of Direct Au (Au-Cu plating) Surface Treatment on to PKG Substrate
205	472 - 478	205PID6662457.pdf	205	Direct patterning of conductive fine line in dielectric layer for semiconductor package
209	159 - 161	209PID6627843.pdf	209	Thin-Film Magnetic Inductor Design Strategy for Integrated Voltage Regulator
210	32 - 35	210PID6628415.pdf	210	Non-Formaldehyde based electroless Cu deposition for Advanced Packaging
212	281 - 285	212PID6653705.pdf	212	Non-destructive fault isolation in active through-silicon interposer based system in package
213	85 - 89	213PID6618149.pdf	213	Reliability Study of Copper Pillar Bump Interconnects for Acoustic Wave - Wafer Level Package
216	176 - 181	216PID6646635.pdf	216	Process and Consumable Development for Silver Wire Bonding
217	36 - 40	217PID6638289.pdf	217	Electroless Plating with Copper Complex as Seed"
218	203 - 206	218PID6602887.pdf	218	2D- Discrete Cosine Transform based Dynamically Controllable Image Compression Technique

219	376 - 379	219PID6596919.pdf	219	Transient Simulation for Socket Design Evaluation & Characterization
221	135 - 139	221PID6624587.pdf	221	A Packaging Solution to Enable Moisture Sensitivity Level 1 Zero Delamination for Leaded Surface Mount Device Package
223	41 - 43	223PID6600549.pdf	223	New and Unique CMP Material Solution for the Enablement of High Removal Rate Polymer CMP and other Advanced Packaging Applications
224	57 - 62	224PID6638649.pdf	224	Study on Package Strength of uMCP (Multichip Package) for Mobile Application through Three-Point Bending Test and Simulation
225	330 - 334	225PID6640249.pdf	225	Predictive Solder Joint Reliability Modeling for Early Risk Assessment
226	63 - 67	226PID6623365.pdf	226	bHAST, PCT, TCT reliability performance comparison of Cu-Al, PdCu-Al, Ag-Al
227	307 - 311	227PID6662463.pdf	227	Effect of Bondline Thickness on Thermomechanical Stability and Thermal Resistivity of Ag Sinter
229	182 - 184	229PID6658029.pdf	229	Enhanced Loop Height Optimization for Complex Configuration on QFN Device