2020 IEEE/ACM Workshop on Memory Centric High Performance Computing (MCHPC 2020)

Atlanta, Georgia, USA 11 November 2020



IEEE Catalog Number: CFP20W51-POD ISBN: 978-1-6654-2279-6

Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP20W51-POD

 ISBN (Print-On-Demand):
 978-1-6654-2279-6

 ISBN (Online):
 978-1-6654-2278-9

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



2020 IEEE/ACM Workshop on Memory Centric High Performance Computing (MCHPC) MCHPC 2020

Table of Contents

| Message from the Workshop Chairs .v |
|--|
| Session 1 |
| Persistent Memory Object Storage and Indexing for Scientific Computing .1 |
| Performance Potential of Mixed Data Management Modes for Heterogeneous Memory Systems .10. T. Chad Effler (Oak Ridge National Laboratory), Michael Jantz (University of Tennessee), and Terry Jones (Oak Ridge National Laboratory) |
| Leveraging a Heterogeneous Memory System for a Legacy Fortran Code: The Interplay of Storage Class Memory, DRAM and OS .17. |
| Steffen Christgau (Zuse Institute Berlin) and Thomas Steinke (Zuse Institute Berlin) |
| Architecting Heterogeneous Memory Systems with DRAM Technology Only: A Case Study on Relational Database .25 |
| Yifan Qiao (Rensselaer Polytechnic Institute), Xubin Chen (Rensselaer |
| Polytechnic Institute), Jingpeng Hao (Rensselaer Polytechnic |
| Institute), Tong Zhang (Rensselaer Polytechnic Institute), Changsheng |
| Xie (Huazhong University of Science and Technology), and Fei Wu (Huazhong University of Science and Technology) |
| |

Session 2

Hostile Cache Implications for Small, Dense Linear Solves .34...

Tom Deakin (University of Bristol), James Cownie (University of Bristol), Simon McIntosh-Smith (University of Bristol), Justin Lovegrove (Atomic Weapons Establishment), and Richard Smedley-Stevenson (Atomic Weapons Establishment)

| Cache Oblivious Strategies to Exploit Multi-Level Memory on Manycore Systems .42 |
|--|
| Neil A. Butcher (Computer Science and Engr., Univ. of Notre Dame), |
| Stephen L. Olivier (Center for Computing Research, Sandia National |
| Laboratories), and Peter M. Kogge (Computer Science and Engr., Univ. |
| of Notre Dame) |
| Understanding the Impact of Memory Access Patterns in Intel Processors .52 |
| Mohammad Alaul Haque Monil (University of Oregon, USA), Seyong Lee |
| (Oak Ridge National Laboratory, USA), Jeffrey S. Vetter (Oak Ridge |
| National Laboratory, USA), and Allen D. Malony (University of Oregon, |
| USA) |
| |
| |
| A. (th « I.» 1.» (2) |
| Author Index 63. |