

**2020 IEEE/ACM 6th Workshop
on the LLVM Compiler
Infrastructure in HPC
(LLVM-HPC 2020) and
Workshop on Hierarchical
Parallelism for Exascale
Computing (HIPAR 2020)**

**Atlanta, Georgia, USA
12 November 2020**



**IEEE Catalog Number: CFP20A44-POD
ISBN: 978-1-6654-2264-2**

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP20A44-POD
ISBN (Print-On-Demand):	978-1-6654-2264-2
ISBN (Online):	978-0-7381-1042-4

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2020 IEEE/ACM 6th Workshop on the LLVM Compiler Infrastructure in HPC (LLVM- HPC) and Workshop on Hierarchical Parallelism for Exascale Computing (HiPar) **LLVM-HPC-HiPar 2020**

Table of Contents

Message from the Workshop Chairs .v.....	v
Workshop Organization .vi.....	vi

LLVM-HPC Session 1

Static Neural Compiler Optimization via Deep Reinforcement Learning .1.....	1
<i>Rahim Mammadli (Technical University of Darmstadt, Germany), Ali Jannesari (Iowa State University, U.S.A.), and Felix Wolf (Technical University of Darmstadt, Germany)</i>	
Autotuning Search Space for Loop Transformations .12.....	12
<i>Michael Kruse (Argonne National Laboratory), Hal Finkel (Argonne National Laboratory), and Xingfu Wu (Argonne National Laboratory)</i>	
Deep Learning-Based Approximate Graph-Coloring Algorithm for Register Allocation .23.....	23
<i>Dibyendu Das (AMD), Shahid Asghar Ahmad (AMD), and Venkataramanan Kumar (AMD)</i>	

LLVM-HPC Session 2

Extending the LLVM/Clang Framework for OpenMP Metadirective Support .33.....	33
<i>Alok Mishra (Stony Brook University, USA), Abid M. Malik (Brookhaven National Laboratory, USA), and Barbara Chapman (Stony Brook University, USA)</i>	
Towards Automated Kernel Fusion for the Optimisation of Scientific Applications .45.....	45
<i>Andrew Lamzed-Short (University of Warwick, UK), Timothy R. Law (AWE Aldermaston, UK), Andrew Mallinson (Intel Corporation, UK), Gihan R. Mudalige (University of Warwick, UK), and Stephen A. Jarvis (University of Birmingham, UK)</i>	

Robust Practical Binary Optimization at Run-Time using LLVM .56.....
*Alexis Engelke (Technical University of Munich) and Martin Schulz
(Technical University of Munich)*

Really Embedding Domain-Specific Languages into C++ .65.....
*Hal Finkel (Argonne National Laboratory, USA), Alex McCaskey (Oak
Ridge National Laboratory, USA), Tobi Popoola (Boise State University,
USA), Dmitry Lyakh (Oak Ridge National Laboratory, USA), and Johannes
Doerfert (Argonne National Laboratory, USA)*

HiPar Session 1

A Case Study and Characterization of a Many-Socket, Multi-Tier NUMA HPC Platform .74.....
*Connor Imes (USC Information Sciences Institute, USA), Steven Hofmeyr
(Lawrence Berkeley National Laboratory, USA), Dong In D. Kang (USC
Information Sciences Institute, USA), and John Paul Walters (USC
Information Sciences Institute, USA)*

Introducing Multi-Level Parallelism, at Coarse, Fine and Instruction Level to Enhance the
Performance of Iterative Solvers for Large Sparse Linear Systems on Multi- and Many-Core
Architecture .85.....
Jean-Marc Gratien (IFP New Energy)

Flexible Runtime Reconfigurable Computing Overlay Architecture and Optimization for
Dataflow Applications .96.....
*Mihir Shah (The University of Texas at Dallas) and Benjamin Carrion
Schaefer (The University of Texas at Dallas)*

Author Index 105.