

2020 IEEE 29th Asian Test Symposium (ATS 2020)

**Penang, Malaysia
22 – 25 November 2020**



**IEEE Catalog Number: CFP20067-POD
ISBN: 978-1-7281-7468-6**

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP20067-POD
ISBN (Print-On-Demand):	978-1-7281-7468-6
ISBN (Online):	978-1-7281-7467-9
ISSN:	1081-7735

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2020 IEEE 29th Asian Test Symposium (ATS) ATS 2020

Table of Contents

Technical Program	IX
About the 2020 IEEE 29th Asian Test Symposium	XVIII
Foreword.....	XIX
ATS Steering Committee (2020-2022)	XX
Organizing Committee	XXI
Program Committee	XXV
Student Committee.....	XXVII
Welcome Message.....	XXVIII
Keynotes.....	XXIX
Invited Talks	XXXIII
Industry Forum.....	XXXV
Special Sessions.....	XXXVII
Tutorials	XXXVIII
Sponsors.....	XXXIX
ATS 2021 Call for Papers	XL

Track A1: DFT and Scan

A Testability Enhancement Method for the Memristor Ratioed Logic Circuits Li Qu, Xiaole Cui, Xiaoxin Cui	1
A comparative analysis of LFSR cascading for hardware efficiency and high fault coverage in BIST applications <i>Arbab Alamgir, Abu Khari Bin A'ain, Norlina Paraman, Usman ullah Sheikh, Ian Grout</i>	7
Scan Chain Diagnosis-Driven Test Response Compactor <i>Jakub Janicki, Grzegorz Mrugalski, Artur Stelmach, Szczepan Urban</i>	12
C-Testing of AI Accelerators <i>Arjun Chaudhuri, Chunsheng Liu, Xiaoxin Fan and Krishnendu Chakrabarty</i>	18
INVITED TALK: Exploring the Mysteries of System-Level Test	24

Iliá Polian, Jens Anders, Steffen Becker, Paolo Bernardi, Krishnendu Chakrabarty, Nourhan ElHamawy, Matthias Sauer, Adit Singh, Matteo Sonza Reorda and Stefan Wagner

Track B1: Special Session on Hardware Security

A Unified Formal Model for Proving Security and Reliability Properties <i>Wei Hu, Lingjuan Wu, Yu Tai, Jing Tan and Jiliang Zhang</i>	30
HRAE: Hardware-assisted Randomization against Adversarial Example Attacks <i>Jiliang Zhang, Shuang Peng, Yupeng Hu, Fei Peng, Wei Hu, Jinmei Lai, Jing Ye, Xiangqi Wang</i>	36
Optimization Space Exploration of Hardware Design for CRYSTALS-KYBER <i>Yixuan Zhao, Zhiteng Chao, Jing Ye, Wen Wang, Yuan Cao, Shuai Chen, Xiaowei Li and Huawei Li</i>	42
Survey: Hardware Trojan Detection for Netlist <i>Yipei Yang, Jing Ye, Yuan Cao, Jiliang Zhang, Xiaowei Li, Huawei Li and Yu Hu</i>	48

Track A2: Memory Test, Repair and Reliability

A Sextuple Cross-Coupled SRAM Cell Protected against Double-Node Upsets <i>Aibin Yan, Yan Chen, Jun Zhou, Jie Cui, Tianming Ni, Xiaoqing Wen and Patrick Girard</i>	54
Unexpected Error Explosion in NAND Flash Memory: Observations and Prediction Scheme <i>Yuqian Pan, Haichun Zhang, Mingyang Gong and Zhenglin Liu</i>	59
BTI Aging Monitoring based on SRAM Start-up Behavior <i>Shengyu Duan, Peng Wang and Gaole Sai</i>	65
Testing of Configurable 8T SRAMs for In-Memory Computing <i>Jin-Fu Li, Tsai-Ling Tsai, Chun-Lung Hsu and Chi-Tien Sun</i>	71

Track B2: Industry Session

Pre-Silicon Noise to Timing Test Methodology <i>Fern Nee Tan and Jia Yun Chuah</i>	76
CPU Utilization Micro-Benchmarking for Real-Time Workload Modeling <i>Chee Hoo Kok and Soon Ee Ong</i>	78
Accurate Testing of Precision Voltage Reference by DC-AC Conversion <i>Keno Sato, Takayuki Nakatani, Takashi Ishida, Toshiyuki Okamoto, Tamotsu Ichikawa, Anna Kuwana, Kazumi Hatayama and Haruo Kobayashi</i>	80
Artificial Neuron Hardware IP Verification <i>Sje Yin Teo and Soon Ee Ong</i>	82

Track A3: Reliability and Power Issues in Test

SDPTA: Soft-Delay-aware Pattern-based Timing Analysis and Its Path-Fixing Mechanism <i>Gary K.-C. Huang, Dave Y.-W. Lin, John Z.-L. Tang and Charles H.-P. Wen</i>	84
On-chip EOL Prognostics Using Data-Fusion of Embedded Instruments for Dependable MP-SoCs <i>Ghazanfar Ali, Leila Bagheriye, Hans Manhaeve and Hans Kerkhoff</i>	90
A Method to Detect Open Defects in Wire Segments of On-Chip Power Grids <i>Koutaro Hachiya</i>	96

Track A4: Fault Tolerance

On Evaluation for Aging-Tolerant Ring Oscillators with Accelerated Life Test and Its Application to A Digital Sensor <i>Masayuki Gondo, Yousuke Miyake, Takaaki Kato and Seiji Kajihara</i>	102
Fault and Soft Error Tolerant Delay-Locked Loop <i>Jun-Yu Yang and Shi-Yu Huang</i>	108
LUT-based Circuit Approximation with Targeted Error Guarantees <i>Vinod G U, Vineesh V S, Jaynarayan T Tudu, Masahiro Fujita and Virendra Singh</i>	114

Track B4: Special Session on Robust Power Converter

Influence of Device Parameter Variability on Current Sharing of Parallel-Connected SiC MOSFETs <i>Yohei Nakamura, Naotaka Kuroda, Atsushi Yamaguchi, Ken Nakahara, Michihiro Shintani and Takashi Sato</i>	120
Measurement of BTI-induced Threshold Voltage Shift for Power MOSFETs under Switching Operation <i>Aoi Ueda, Michihiro Shintani, Michiko Inoue and Takashi Sato</i>	126
EMI characterization for power conversion circuit with SiC power devices <i>Takaaki Ibuchi and Tsuyoshi Funaki</i>	132

Track A5: Analog Test

Analysis and Design of Multi-Tone Signal Generation Algorithms for Reducing Crest Factor <i>Yukiko Shibasaki, Koji Asami, Riho Aoki, Akemi Hatta, Anna Kuwana and Haruo Kobayashi</i>	138
--	-----

Potentiality of Data Fusion in Analog Circuit Fault Diagnosis <i>Manas Parai, Kasturi Ghosh and Hafizur Rahaman</i>	144
Summing Node Test Method: Simultaneous Multiple AC Characteristics Testing of Multiple Operational Amplifiers <i>Gaku Ogihara, Takayuki Nakatani, Akemi Hatta, Keno Sato, Takashi Ishida, Toshiyuki Okamoto, Tamotsu Ichikawa, Anna Kuwana, Riho Aoki, Shogo Katayama, Jianglin Wei, Yujie Zhao, Jianlong Wang, Kazumi Hatayama and Haruo Kobayashi</i>	150
 Track A6: 3D IC Test	
Heuristic Approach for Identification of Random TSV Defects in 3D IC During Prebond Testing <i>Tanusree Kaibartta, G P Biswas and Debesh Das</i>	156
Power Supply Noise-Aware Scan Test Pattern Reshaping for At-Speed Delay Fault Testing of Monolithic 3D ICs <i>Shao-Chun Hung, Yi-Chen Lu, Sung Kyu Lim and Krishnendu Chakrabarty</i>	162
NodeRank: Observation-Point Insertion for Fault Localization in Monolithic 3D Ics <i>Arjun Chaudhuri, Sanmitra Banerjee and Krishnendu Chakrabarty</i>	168
 Track B6: Special Session on Analog and Mixed Signal Circuit	
Overview of On-Chip Performance Monitors for Clock Signals <i>Shi-Yu Huang</i>	174
Theoretical Analysis on Noise Performance of Modulated Wideband Converters for Analog Testing <i>Zolboo Byambadorj, Koji Asami, Takahiro J. Yamaguchi, Akio Higo, Masahiro Fujita and Tetsuya Iizuka</i>	178
An ADC Test Technique with Dual-Path/ Multi-Functional Fine Pattern Generator Realizing High Accuracy Measurement for CMOS Image Sensor <i>Fukashi Morishita, Masanori Otsuka and Wataru Saito</i>	184
INVITED TALK: Applying Emerging JTAG Standards to Industrial Test of Mixed-Signal Chips <i>Hans Martin von Staudt, Mohamed Anas Benhebibi and Michael Laisne</i>	N/A
 Track A7: Security issues in Test and Debug	
LBIST-PUF: An LBIST Scheme Towards Efficient Challenge-Response Pairs Collection and Machine-Learning Attack Tolerance Improvement <i>Michihiro Shintani, Tomoki Mino and Michiko Inoue</i>	192
Systematic Hold-time Fault Diagnosis and Failure Debug in Production Chips <i>Chih-Yan Liu, Mu-Ting Wu, James C.-M. Li, Gaurav Bhargava and Chris Nigh</i>	198

An effective technique preventing differential cryptanalysis attack <i>Ming Wang, Jian Xiao and Zhikuang Cai</i>	205
Track B7: High Level Test/Verification	
Validating GCSE in the scheduling of high-level synthesis <i>Jian Hu, Yongyang Hu, Long Yu, Haitao Yang, Yun Kang and Jie Cheng</i>	211
An ISA-level Accurate Fault Simulator for System-level Fault Analysis <i>Jiang-Tang Xiao, Ting-Shuo Hsu, Christian M. Fuchs, Yu-Teng Chang, Jing-Jia Liou and Harry H. Chen</i>	217
Author Index	223