# 2020 IEEE 29th Asian Test Symposium (ATS 2020)

Penang, Malaysia 22 – 25 November 2020



IEEE Catalog Number: CFP20067-POD ISBN: 978-1-7281-7468-6

## Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP20067-POD

 ISBN (Print-On-Demand):
 978-1-7281-7468-6

 ISBN (Online):
 978-1-7281-7467-9

ISSN: 1081-7735

#### Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA

Phone: (845) 758-0400 Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



### 2020 IEEE 29th Asian Test Symposium (ATS) ATS 2020

### **Table of Contents**

Technical Program	IX
About the 2020 IEEE 29th Asian Test Symposium	XVIII
Foreword	XIX
ATS Steering Committee (2020-2022)	XX
Organizing Committee	XXI
Program Committee	XXV
Student Committee	XXVII
Welcome Message	XXVIII
Keynotes	XXIX
Invited Talks	XXXIII
Industry Forum	XXXV
Special Sessions	XXXVII
Tutorials	XXXVIII
Sponsors	XXXIX
ATS 2021 Call for Papers	XL
Track A1: DFT and Scan	
A Testability Enhancement Method for the Memristor Ratioed Logic Circuits Li Qu, Xiaole Cui, Xiaoxin Cui	1
A comparative analysis of LFSR cascading for hardware efficiency and high fault coverage in BIST applications  Arbab Alamgir, Abu Khari Bin A'ain, Norlina Paraman, Usman ullah Sheikh, lan Grout	7
Scan Chain Diagnosis-Driven Test Response Compactor  Jakub Janicki, Grzegorz Mrugalski, Artur Stelmach, Szczepan Urban	12
C-Testing of Al Accelerators Arjun Chaudhuri, Chunsheng Liu, Xiaoxin Fan and Krishnendu Chakrabarty	18
INVITED TALK: Exploring the Mysteries of System-Level Test	24

Ilia Polian, Jens Anders, Steffen Becker, Paolo Bernardi, Krishnendu Chakrabarty, Nourhan ElHamawy, Matthias Sauer, Adit Singh, Matteo Sonza Reorda and Stefan Wagner

Track B1: Special Session on Hardware Security	
A Unified Formal Model for Proving Security and Reliability Properties  Wei Hu, Lingjuan Wu, Yu Tai, Jing Tan and Jiliang Zhang	30
HRAE: Hardware-assisted Randomization against Adversarial Example Attacks  Jiliang Zhang, Shuang Peng, Yupeng Hu, Fei Peng, Wei Hu, Jinmei Lai, Jing  Ye, Xiangqi Wang	36
Optimization Space Exploration of Hardware Design for CRYSTALS-KYBER Yixuan Zhao, Zhiteng Chao, Jing Ye, Wen Wang, Yuan Cao, Shuai Chen, Xiaowei Li and Huawei Li	42
Survey: Hardware Trojan Detection for Netlist Yipei Yang, Jing Ye, Yuan Cao, Jiliang Zhang, Xiaowei Li, Huawei Li and Yu Hu	48
Track A2: Memory Test, Repair and Reliability	
A Sextuple Cross-Coupled SRAM Cell Protected against Double-Node Upsets Aibin Yan, Yan Chen, Jun Zhou, Jie Cui, Tianming Ni, Xiaoqing Wen and Patrick Girard	54
Unexpected Error Explosion in NAND Flash Memory: Observations and Prediction Scheme	59
Yuqian Pan, Haichun Zhang, Mingyang Gong and Zhenglin Liu	
BTI Aging Monitoring based on SRAM Start-up Behavior Shengyu Duan, Peng Wang and Gaole Sai	65
Testing of Configurable 8T SRAMs for In-Memory Computing  Jin-Fu Li, Tsai-Ling Tsai, Chun-Lung Hsu and Chi-Tien Sun	71
Track B2: Industry Session	
Pre-Silicon Noise to Timing Test Methodology Fern Nee Tan and Jia Yun Chuah	76
CPU Utilization Micro-Benchmarking for Real-Time Workload Modeling  Chee Hoo Kok and Soon Ee Ong	78
Accurate Testing of Precision Voltage Reference by DC-AC Conversion  Keno Sato, Takayuki Nakatani, Takashi Ishida, Toshiyuki Okamoto, Tamotsu Ichikawa, Anna Kuwana, Kazumi Hatayama and Haruo Kobayashi	80
Artificial Neuron Hardware IP Verification Sje Yin Teo and Soon Ee Ong	82

Track A3: Reliability and Power Issues in Test	
SDPTA: Soft-Delay-aware Pattern-based Timing Analysis and Its Path-Fixing Mechanism	84
Gary KC. Huang, Dave YW. Lin, John ZL Tang and Charles HP. Wen	
On-chip EOL Prognostics Using Data-Fusion of Embedded Instruments for Dependable MP-SoCs  Ghazanfar Ali, Leila Bagheriye, Hans Manhaeve and Hans Kerkhoff	90
• • • •	00
A Method to Detect Open Defects in Wire Segments of On-Chip Power Grids  Koutaro Hachiya	96
Track A4: Fault Tolerance	
On Evaluation for Aging-Tolerant Ring Oscillators with Accelerated Life Test and Its Application to A Digital Sensor  Masayuki Gondo, Yousuke Miyake, Takaaki Kato and Seiji Kajihara	102
Fault and Soft Error Tolerant Delay-Locked Loop  Jun-Yu Yang and Shi-Yu Huang	108
LUT-based Circuit Approximation with Targeted Error Guarantees  Vinod G U, Vineesh V S, Jaynarayan T Tudu, Masahiro Fujita and Virendra  Singh	114
Track B4: Special Session on Robust Power Converter	
Influence of Device Parameter Variability on Current Sharing of Parallel-Connected SiC MOSFETs  Yohei Nakamura, Naotaka Kuroda, Atsushi Yamaguchi, Ken Nakahara,	120
Michihiro Shintani and Takashi Sato	400
Measurement of BTI-induced Threshold Voltage Shift for Power MOSFETs under Switching Operation  Aoi Ueda, Michihiro Shintani, Michiko Inoue and Takashi Sato	126
EMI characterization for power conversion circuit with SiC power devices  Takaaki Ibuchi and Tsuyoshi Funaki	132
Track A5: Analog Test	
Analysis and Design of Multi-Tone Signal Generation Algorithms for Reducing Crest Factor	138
Yukiko Shibasaki, Koji Asami, Riho Aoki, Akemi Hatta, Anna Kuwana and	

Potentiality of Data Fusion in Analog Circuit Fault Diagnosis  Manas Parai, Kasturi Ghosh and Hafizur Rahaman	144
Summing Node Test Method: Simultaneous Multiple AC Characteristics Testing of Multiple Operational Amplifiers  Gaku Ogihara, Takayuki Nakatani, Akemi Hatta, Keno Sato, Takashi Ishida, Toshiyuki Okamoto, Tamotsu Ichikawa, Anna Kuwana, Riho Aoki, Shogo Katayama, Jianglin Wei, Yujie Zhao, Jianlong Wang, Kazumi Hatayama and Haruo Kobayashi	150
Track A6: 3D IC Test	
Heuristic Approach for Identification of Random TSV Defects in 3D IC During Prebond Testing  Tanusree Kaibartta, G P Biswas and Debesh Das	156
Power Supply Noise-Aware Scan Test Pattern Reshaping for At-Speed Delay Fault	162
Testing of Monolithic 3D ICs	
Shao-Chun Hung, Yi-Chen Lu, Sung Kyu Lim and Krishnendu Chakrabarty	
NodeRank: Observation-Point Insertion for Fault Localization in Monolithic 3D Ics  Arjun Chaudhuri, Sanmitra Banerjee and Krishnendu Chakrabarty	168
Track B6: Special Session on Analog and Mixed Signal Circuit	
Overview of On-Chip Performance Monitors for Clock Signals Shi-Yu Huang	174
Theoretical Analysis on Noise Performance of Modulated Wideband Converters for Analog Testing  Zolboo Byambadorj, Koji Asami, Takahiro J. Yamaguchi, Akio Higo, Masahiro Fujita and Tetsuya lizuka	178
An ADC Test Technique with Dual-Path/ Multi-Functional Fine Pattern Generator Realizing High Accuracy Measurement for CMOS Image Sensor Fukashi Morishita, Masanori Otsuka and Wataru Saito	184
INVITED TALK: Applying Emerging IJTAG Standards to Industrial Test of Mixed- Signal Chips Hans Martin von Staudt, Mohamed Anas Benhebibi and Michael Laisne	N/A
Track A7: Security issues in Test and Debug	
LBIST-PUF: An LBIST Scheme Towards Efficient Challenge-Response Pairs Collection and Machine-Learning Attack Tolerance Improvement Michihiro Shintani, Tomoki Mino and Michiko Inoue	192
Systematic Hold-time Fault Diagnosis and Failure Debug in Production Chips Chih-Yan Liu, Mu-Ting Wu, James CM. Li, Gaurav Bhargava and Chris Nigh	198

An effective technique preventing differential cryptanalysis attack  Ming Wang, Jian Xiao and Zhikuang Cai	205
Track B7: High Level Test/Verification	
Validating GCSE in the scheduling of high-level synthesis  Jian Hu, Yongyang Hu, Long Yu, Haitao Yang, Yun Kang and Jie Cheng	211
An ISA-level Accurate Fault Simulator for System-level Fault Analysis  Jiang-Tang Xiao, Ting-Shuo Hsu, Christian M. Fuchs, Yu-Teng Chang, Jing- Jia Liou and Harry H. Chen	217
Author Index	223