

2020 Formal Methods in Computer Aided Design (FMCAD 2020)

**Haifa, Israel
21 – 24 September 2020**



**IEEE Catalog Number: CFP20FMC-POD
ISBN: 978-1-7281-5633-0**

**Copyright © 2020, FMCAD Association
All Rights Reserved**

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP20FMC-POD
ISBN (Print-On-Demand):	978-1-7281-5633-0
ISBN (Online):	978-3-85448-042-6
ISSN:	2641-8177

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Tutorials

Anytime Algorithms for MaxSAT and Beyond	1
<i>Alexander Nadel</i>	
Formal Verification for Natural and Engineered Biological Systems	2
<i>Hillel Kugler</i>	
Tutorial on World-Level Model Checking	3
<i>Armin Biere</i>	

Invited Talks

How testable is business software?	4
<i>Peter Schrammel</i>	
From Correctness to High Quality	5
<i>Orna Kupferman</i>	

Student Forum

The FMCAD 2020 Student Forum	6
<i>Peter Schrammel</i>	

Hardware Verification

Effective System Level Liveness Verification	7
<i>Alexander Fedotov, Jeroen J.A. Keiren and Julien Schmaltz</i>	
Accelerating Parallel Verification via Complementary Property Partitioning and Strategy Exploration	16
<i>Rohit Dureja, Jason Baumgartner, Robert Kanzelman, Mark Williams and Kristin Yvonne Rozier</i>	
A Theoretical Framework for Symbolic Quick Error Detection	26
<i>Florian Lonsing, Subhasish Mitra and Clark Barrett</i>	
Runtime Verification on FPGAs with LTLf Specifications	36
<i>Tommy Tracy II, Lucas Tabajara, Moshe Vardi and Kevin Skadron</i>	

Software Verification

Distributed Bounded Model Checking	47
<i>Prantik Chatterjee, Subhajit Roy, Bui Phi Diep and Akash Lal</i>	
EUfficient Reachability for Software with Arrays	57
<i>Denis Bueno, Arlen Cox and Karem A. Sakallah</i>	
Thread-modular Counter Abstraction for Parameterized Program Safety	67
<i>Thomas Pani, Georg Weissenbacher and Florian Zuleger</i>	

Incremental Verification by SMT-based Summary Repair	77
<i>Sepideh Asadi, Martin Blicha, Antti Hyvärinen, Grigory Fedyukovich and Natasha Sharygina</i>	
Software Verification and Learning	
Reactive Synthesis from Extended Bounded Response LTL Specifications	83
<i>Alessandro Cimatti, Luca Geatti, Nicola Gigante, Angelo Montanari and Stefano Tonetta</i>	
SYSLITE: Syntax-Guided Synthesis of PLTL Formulas from Finite Traces	93
<i>M. Fareed Arif, Daniel Larraz, Mitziu Echeverria, Andrew Reynolds, Omar Chowdhury and Cesare Tinelli</i>	
Learning Properties in $LTL \cap ACTL$ from Positive Examples Only	104
<i>Rüdiger Ehlers, Ivan Gavran and Daniel Neider</i>	
Automating Compositional Analysis of Authentication Protocols	113
<i>Zichao Zhang, Arthur Azevedo de Amorim, Limin Jia and Corina Pasareanu</i>	
Verification and Neural Networks	
Selecting Stable Safe Configurations for Systems Modelled by Neural Networks with ReLU Activation	119
<i>Franz Brauße, Zurab Khasidashvili and Konstantin Korovin</i>	
Parallelization Techniques for Verifying Neural Networks	128
<i>Haoze Wu, Alex Ozdemir, Aleksandar Zeljić, Kyle Julian, Ahmed Irfan, Divya Gopinath, Sadjad Fouladi, Guy Katz, Corina Pasareanu and Clark Barrett</i>	
Formal Methods with a Touch of Magic	138
<i>Parand Alizadeh Alamdari, Guy Avni, Thomas A. Henzinger and Anna Lukina</i>	
ART: Abstraction Refinement-Guided Training for Provably Correct Neural Networks	148
<i>Xuankang Lin, He Zhu, Roopsha Samanta and Suresh Jagannathan</i>	
Applied Verification	
Automating Modular Verification of Secure Information Flow	158
<i>Lauren Pick, Grigory Fedyukovich and Aarti Gupta</i>	
Angelic Checking within Static Driver Verifier: Towards high-precision defects without (modeling) cost	169
<i>Shuvendu Lahiri, Akash Lal, Sridhar Gopinath, Alexander Nutz, Vladimir Levin, Rahul Kumar, Nate Deisinger, Jakob Lichtenberg and Chetan Bansal</i>	
Model Checking Software-Defined Networks with Flow Entries that Time Out	179
<i>Vasileios Klimis, George Parisis and Bernhard Reus</i>	
Using model checking tools to triage the severity of security bugs in the Xen hypervisor	185
<i>Byron Cook, Bjoern Doebel, Daniel Kroening, Norbert Manthey, Martin Pohlack, Elizabeth Polgreen, Michael Tautschnig and Pawel Wiczorkiewicz</i>	
SAT / SMT	
Verifying Properties of Bit-vector Multiplication Using Cutting Planes Reasoning	194
<i>Vincent Liew, Paul Beame, Jo Devriendt, Jan Elffers and Jakob Nordstrom</i>	

On Optimizing a Generic Function in SAT	205
<i>Alexander Nadel</i>	
Ternary Propagation-Based Local Search for More Bit-Precise Reasoning	214
<i>Aina Niemetz and Mathias Preiner</i>	
Reductions for Strings and Regular Expressions Revisited	225
<i>Andrew Reynolds, Andres Noetzli, Clark Barrett and Cesare Tinelli</i>	
Theory and Theorem Proving	
SWITSS: Computing Small Witnessing Subsystems	236
<i>Simon Jantsch, Hans Harder, Florian Funke and Christel Baier</i>	
Smart Induction for Isabelle/HOL (Tool Paper)	245
<i>Yutaka Nagashima</i>	
Trace Logic for Inductive Loop Reasoning	255
<i>Pamina Georgiou, Bernhard Gleiss and Laura Kovacs</i>	
The Proof Checkers Pacheck and Pastèque for the Practical Algebraic Calculus	264
<i>Daniela Kaufmann, Mathias Fleury and Armin Biere</i>	