

2020 China Semiconductor Technology International Conference (CSTIC 2020)

**Shanghai, China
26 June – 17 July 2020**



**IEEE Catalog Number: CFP2060Y-POD
ISBN: 978-1-7281-6559-2**

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP2060Y-POD
ISBN (Print-On-Demand):	978-1-7281-6559-2
ISBN (Online):	978-1-7281-6558-5

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Preface

Chapter I - Device Engineering and Memory Technology

Nanowire & Nanosheet FETs for Advanced Ultra-Scaled, High-Density Logic and Memory Applications**	1 (1-33)
A. Veloso, P. Matagne, G. Eneman, D. Jang, T. Huynh-Bao, A. Chasin, E. Simoen, A. De Keersgieter and N. Horiguchi <i>Imec, Leuven, Belgium</i>	
Design of a Novel One Transistor-DRAM Based on Bulk Silicon Substrate	5 (1-16)
K. Xiao ¹ , J. Liu ¹ , Wei Wu ² , Zheng Xu ² and J. Wan ¹ <i>State Key Lab of ASIC and Systems, School of Information Science and Engineering, Fudan University, Shanghai, China</i> ² <i>Fujian Electronics & Information (Group)Co., LTD, Fujian, China</i>	
Manufacturing Challenges and Cost Evaluation of New Generation 3D Memories	8 (1-34)
Belinda Langelihle Dube <i>System Plus Consulting, Semiconductor Devices Department, Nantes, France</i>	
A New Structure of ILD Gap Filling Improvement for Floating-Gate Memory	11 (1-27)
Zhenghong Liu, Yan Li, Ruisheng Qi, Naoki Tsuji, Guanqun Huang, Haoyu Chen and Chris Shao <i>Shanghai Huali Microelectronics Corporation, Shanghai, China</i>	
Neuromorphic Technology Utilizing NAND Flash Memory Cells*	14 (1-93)
Sung-Tae Lee and Jong-Ho Lee <i>Department of ECE and ISRC, Seoul National University, Seoul, Korea</i>	
Investigation of Multi-Level Properties of TaO_x-based Memristive Devices and Optimized Programming Scheme for On-Line Training	17 (1-83)
Teng Zhang ¹ , Yingming Lu ¹ , Caidie Cheng ¹ , Ke Yang ¹ , Liying Xu ¹ , Qingxi Duan ¹ , Zhaokun Jing ¹ , Keqin Liu ¹ , Rui Yuan ¹ , Yuchao Yang ^{1,2,3} and Ru Huang ^{1,2,3} ¹ <i>Key Laboratory of Microelectronic Devices and Circuits (MOE), Department of Micro/nanoelectronics, Peking University, Beijing, China</i> ² <i>Academy for Artificial Intelligence, Peking University, Beijing, China</i> ³ <i>Frontiers Science Center for Nano-optoelectronics, Peking University, Beijing, China</i>	
Neural Spike Detection Based on 1T1R Memristor	20 (1-79)
Zhengwu Liu, Jianshi Tang, Bin Gao, He Qian and Huaqiang Wu <i>Institute of Microelectronics, Beijing Innovation Center for Future Chips (ICFC), Beijing National Research Center for Information Science and Technology (BNRist), Tsinghua University, Beijing, China</i>	

- Implementation of Lateral Divisive Inhibition Based on Ferroelectric FET with Ultra-Low Hardware Cost for Neuromorphic Computing** 23 (1-84)
 Shuhan Liu, Tianyi Liu, Zhiyuan Fu, Cheng Chen, Qianqian Huang and Ru Huang
Key Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China
- High Yield, Superior Quality and Reliability of IGBT and Power Devices in the Artificial Intelligence Era*** 26 (1-23)
 Min-hwa Chi¹, Alicia Ding², Kong Tjien Lim² and Richard Chang¹
¹*SiEn (QinDao) Integrated Circuits Cor., ShanDong, China*
²*ThermoFisher Scientific, Shanghai, China*
- True Random Number Generator (TRNG) for Secure Communications in the Era of IOT** 31 (1-96)
 Zhigang Ji¹, James Brown² and Jianfu Zhang²
¹*National Key Laboratory of Science and Technology on Micro/Nano Fabrication, Shanghai Jiaotong University, Shanghai, China*
²*School of Engineering, Liverpool John Moores University, Liverpool, UK*
- Yield Enhancement by Virtual Fabrication: Using Failure Bin Classification, Yield Prediction and Process Window Optimization to Identify and Prevent Process Failures** 36 (1-68)
 Qingpeng Wang, Yu De Chen, Jacky Huang, Wuping Liu and Ervin Joseph
Coventor Inc., a Lam Research Company, Pudong, Shanghai, China
- A Device Design for 5 nm Logic FinFET Technology** 39 (1-44)
 Yu Ding, Xin Luo, Enming Shang, Shaojian Hu, Shoumian Chen and Yuhang Zhao
Shanghai Integrated Circuit Research and Development Center, Shanghai, China
- A Study of FinFET Device Optimization and PPA Analysis at 5 nm Node** 44 (1-50)
 Xin Luo, Yu Ding, Enming Shang, Jie Sun, Shaojian Hu, Shoumian Chen and Yuhang Zhao
Shanghai IC R&D Center, Shanghai, China.
- A Simple Current Test Method on Wafer Level to Pre-Verify Circuit Function** 48 (1-21)
 Jianrong Xu
Shanghai Huali Microelectronics Corporation, Shanghai, China
- Novel Semiconductor Devices based on SOI Substrate** 51 (1-29)
 K. Xiao¹, J. Liu¹, JN. Deng¹, YL. Jiang², WZ. Bao², A. Zaslavsky³, S. Cristoloveanu⁴, X. Gong⁵ and J. Wan¹
¹*State key lab of ASIC and System, School of Information Science and Engineering, Fudan University, Shanghai, China*
²*State key lab ASIC and System, School of Microelectronics, Fudan University, Shanghai, China*
³*Department of Physics and School of Engineering, Brown University, Providence, Rhode Island, USA*
⁴*IMEP-LAHC, INP-Grenoble/Minatoc, Grenoble, France*
⁵*Department of Electrical and Computer Engineering (ECE), National University of Singapore (NUS), Singapore*

Effect of Dissolved Ozone and In-Situ Wafer Cleaning on Pre-Epitaxial Deposition for Next Generation Semiconductor Devices	53 (1-20)
Ismail Kashkoush, Darian Waugh and Gim Chen <i>NAURA Akrion Inc., Allentown, Pennsylvania, USA</i>	
From Microns to Nanometers: The IRDS and AMC Control	56 (1-85)
Chris Muller ¹ , Henry Yu ² and David Lu ² ¹ <i>Muller Consulting, Lawrenceville, Georgia, USA</i> ² <i>Purafil, Inc., Doraville, Georgia, USA</i>	
Study of Shallow trench Isolation Gap Fill for 19 nm NAND Flash	60 (1-6)
Li Peng, Hongbo Li, Tiantuo Sun, Xing Gao and Qin Sun <i>Shanghai Huali Microelectronics Corporation, Shanghai, China</i>	
Modeling Method of Local Mismatch Model for MOS Transistors	63 (1-7)
Jinglun Gu <i>Shanghai Huali Microelectronics Corporation, Shanghai, China</i>	
An Application of LDMOS on ESD Protection	66 (1-8)
Li Wang, Yu Chen and Hualun Chen <i>Huahong Semiconductor (WUXI) Limited, Wuxi, China</i>	
HV Gate Oxide Over-Oxidation Process Optimization for SONOS 1.5T Flash Cell	68 (1-9)
Jian Zhang, Wei Xiong and Hualun Chen <i>Huahong Semiconductor (WUXI) Limited, Wuxi, China</i>	
Potential Applications of h-BN Crystals in Future ULSI	70 (1-10)
Guangyuan Lu, Yu Chen and Hualun Chen <i>Huahong Semiconductor (WUXI) Limited, Wuxi, China</i>	
Improved HCI Of Embedded High Voltage EDNMOS in Advanced CMOS Process	73 (1-11)
Junwen Liu, Hualun Chen and Yu Chen <i>Huahong Semiconductor (WUXI) Limited, Wuxi, China</i>	
Improved Standby Leakage of Huge Volume SRAM by Thin SiN Film of STI Liner	76 (1-13)
Xiaobing Ren, Wei Xiong and Hualun Chen <i>Huahong (WUXI) Semiconductor Manufacturing Corporation, Wuxi, China</i>	
Minimized Junction Leakage Current for Nanoscale MOSFET Applications	79 (1-17)
Wenqi Bai, Huishan Yang, Zhisen Huang, Kunhong Lee, Shiming Wang and Zhanyuan Hu <i>Huali Microelectronics Corporation, Shanghai, China</i>	
Study of Related Yield Loss and Mechanism of NOR Flash Self-Align-Source	82 (1-18)
Tian Zhi, Youhua Qin, Gu Zhen, Juanjuan Li, Qiwei Wang and Haoyu Chen <i>Huali Microelectronics Corporation, Shanghai, China</i>	
High Performance HVNMOS Development for Advanced Planner NAND Flash	85 (1-19)
Juanjuan Li, Zhi Tian, Xiaohua Ju, Tao Liu, Shaokang Yao, Haewan Yang and Yaoyu Chen <i>Huali Microelectronics Corporation, Shanghai, China</i>	

Development of Low Leakage Current in Extreme PFET Device	88 (1-22)
<i>Wenqi Bai, Huishan Yang, Shiming Wang, Kunhong Lee, Zhisen Huang and Zhanyuan Hu Huali Microelectronics Corporation, Shanghai, China</i>	
Fabrication and Characterization of a Novel Fully Self-Aligned Split-Gate SONOS Memory Device	91 (1-24)
<i>Zhaozhao Xu, Jun Hu, Ning Wang, Kegang Zhang, Donghua Liu, Hualun Chen and Wensheng Qian Huahong Grace Semiconductor Manufacturing Corporation, Shanghai, China</i>	
Investigation and Demonstration of Hot Carrier Effect in LDMOS Transistors with Ultra-Shallow Trench Isolation	95 (1-25)
<i>Zhaozhao Xu, Jun Hu, Ziquan Fang, Wenting Duan, Donghua Liu and Wensheng Qian Huahong Grace Semiconductor Manufacturing Corporation, Shanghai, China</i>	
A New Integration flow Study of ONO film Uniformity and Silicon Recess Improvement for 2T-SONOS Flash	99 (1-26)
<i>Liqun Dong, Zhenghong Liu, Chris Shao, Haoyu Chen, Guanqun Huang and Ruisheng Qi Huali Microelectronics Corporation, Shanghai, China</i>	
Study of GIDL Improvement for 2T-SONOS Flash	102 (1-28)
<i>Zhenghong Liu, Liqun Dong, Ruisheng Qi, Shugang Dai, Guanqun Huang, Haoyu Chen and Chris Shao Huali Microelectronics Corporation, Shanghai, China</i>	
One New Calibration Structure of MOSFET Gate Oxide Capacitor	105 (1-30)
<i>Han Xiaojing Huali Microelectronics Corporation, Shanghai, China</i>	
Narrow-Band Mask Synthesis with Semi-Implicit Difference	108 (1-35)
<i>Yijiang Shen and XiaoPeng Wang School of Automation, Guangdong University of Technology, Guangzhou, China</i>	
Wafer Edge Peeling Defect Mechanism Analysis and Reduction in IMD Process	111 (1-36)
<i>Ya Li Feng, Qi Liang Ni, Xiao Fang Gu, Guang zhi He and Hao Guo Huali Microelectronics Corporation, Shanghai, China</i>	
Evaluation of Pre Silicide Implant From Low Temperature to Room Temperature	114 (1-38)
<i>Zhouchun, Caowenjie, Chengxinhua and Fangjingxun Huali Microelectronics Corporation, Shanghai, China</i>	
Fragmentation of Square Pattern Mask with Small Corner-to-Corner Space	117 (1-40)
<i>Yu Shirui, Chen Yanpeng, Wang Dan, Deng Guogui and Hu Yidan Huali Integrated Circuit Corporation, Shanghai, China</i>	
Study of Low Pinch-Off Voltage JFET in 500V High Voltage Process	120 (1-41)
<i>Wenting Duan, Ziquan Fang and Wensheng Qian HuaHong Grace Semiconductor Manufacturing Corporation, Shanghai, China</i>	

Study of MOSFET IDVG Curve Double Hump Effect	123 (1-42)
<i>Jun Hu, Zhaozhao Xu, Wenting Duan, Ziquan Fang, Donghua Liu and Wensheng Qian HuaHong Grace Semiconductor Manufacturing Corporation, Shanghai, China</i>	
Effect of Implant Beam Current on Resistance of BF₂ Implanted Polysilicon	126 (1-43)
<i>Lichao Zong, Chunling Liu, Xingjie Wang and Liming Chen HuaHong Grace Semiconductor Manufacturing Corporation, Shanghai, China</i>	
Deep Power Down Leakage Study Caused by Poly L-shape Pattern	129 (1-45)
<i>Chong Huang, Ming Zhang, Fangce Sun, Steam Cao, Guanghua Yang and Susanna Zheng Huahong Grace Semiconductor Manufacturing Corporation, Shanghai, China</i>	
Virtual Source for an Odd Mathieu-Gauss Beam and Compare of the Functional Images of the Odd and Even	133 (1-46)
<i>Xuxin Qi and Xuxin Qi School of Science, Harbin Institute of Technology, Harbin, China</i>	
Detection of Electrical Defects by Distinguish Methodology Using an Advanced E-Beam Inspection System	136 (1-48)
<i>Shanshan Chen, Hunglin Chen, Yin Long, Fengjia Pan and Wang Kai Shanghai Huali Microelectronics Corporation, Shanghai, China</i>	
Study of Ultra-High Voltage BCD Process with Gate Oxide Thinning	139 (1-51)
<i>Donghua Liu, Wenting Duan, Ziquan Fang and Wensheng Qian HuaHong Grace Semiconductor Manufacturing Corporation, Shanghai, China</i>	
The Method of Improving ALD SiCN Film Uniformity	143 (1-52)
<i>Yanxia Hao, Junlong Kang, Jun Yin, Yinshuai Wang, Guangyu Nie, Xinhua Cheng and Jingxun Fang Huali Integrated Circuit Corporation, Shanghai, China</i>	
Magnetoelectric Memory Cell Based on Microsized FeGa Films on Ferroelectric 50BZT–50BCT Films	146 (1-53)
<i>Zhi Tao¹, Yemei Han^{1,2}, Xianming Ren¹, Hui Li¹, Fang Wang¹ and Kailiang Zhang^{1,2} ¹Tianjin University of Technology, Tianjin, China ²Dept.School of Electronic and Information Engineering, Tianjin Key Laboratory of Film Electronic & Communication Devices, Tianjin, China</i>	
TaO_x Synapse Array Based on Ion Profile Engineering for High Accuracy Neuromorphic Computing	149 (1-71)
<i>Jingjing Yang^{1,2}, Jiadi Zhu², Bingjie Dang², Teng Zhang², Qingxi Duan², Liying Xu², Keqin Liu², Zhiting Lin¹, Ru Huang² and Yuchao Yang² ¹School of Electronics and information Engineering, Anhui University, Hefei, China ²Department of Micro/nanoelectronics, Peking University, Beijing, China</i>	
The Causation and Improvement of One Type of Particles Occurring in Batch-Clean Tool	153 (1-72)
<i>Jing Ye, Jun Gao, Nan Lin and Jun Liu Huahong Grace Semiconductor Manufacturing Corporation, Shanghai, China</i>	

- Impact of Nanopillar-Type Electrode on HfO_x-Based RRAM Performance** 156 (1-73)
 Baotong Zhang^{1,2}, Xiaokang Li², Yuancheng Yang², Haixia Li², Ru Huang², Ming Li² and Peimin Lu¹
¹College of Physics and Information Engineering, Fuzhou University, Fuzhou, China
²Key Laboratory of Microelectronic Devices and Circuits, Institute of Microelectronics, Peking University, Beijing, China
- Improvement on Electronic Characteristics of TaO_x/TiO_x Dual-Layer Structure Resistive Memory** 159 (1-74)
 Yu She, Honggang Pan, Fang Wang, Chuang Li, Zhenzhong Zhang, Yemei Han and Kailiang Zhang
 Tianjin Key Laboratory of Film Electronic & Communication Devices, School of Electrical & Electronic Engineering, Tianjin University of Technology, Tianjin, China
- A Novel Gate Architecture Design in STI Based LDMOS** 162 (1-76)
 Ziquan Fang, Zhaozhao Xu and Wensheng Qian
 HuaHong Grace Semiconductor Manufacturing Corporation, Shanghai, China
- Impact of Circuit Limit and Device Noise on RRAM Based Conditional Generative Adversarial Network** 165 (1-77)
 Shengyu Bao¹, Zongwei Wang^{1,2}, Tianyi Liu¹, Daqin Chen¹, Yimao Cai^{1,3} and Ru Huang^{1,2}
¹Institute of Microelectronics, Peking University, Beijing, China
²Key Laboratory of Microelectronic Devices and Circuits, Peking University, Beijing, China
³Frontiers science center for nano-optoelectronics, Peking University, Beijing, China
- Implementation of Graph Convolution Network Based on Analog RRAM** 168 (1-78)
 Daqin Chen¹, Zongwei Wang^{1,2}, Shengyu Bao¹, Yimao Cai^{1,3} Ru Huang^{1,2}
¹Institute of Microelectronics, Peking University, Beijing, China
²Key Laboratory of Microelectronic Devices and Circuits, Peking University, Beijing, China
³Frontiers science center for nano-optoelectronics, Peking University, Beijing, China
- TCAD Simulation on Random Telegraph Noise and Grain-Induced Fluctuation of 3D NAND Cell Transistors** 171 (1-80)
 Shijie Hu^{1,2}, Ming Li^{2,3} and Ru Huang^{1,2}
¹Shenzhen Graduate School, Peking University, Shenzhen, China
²Key Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China
³Frontiers Science Center for Nano-optoelectronics, Peking University, Beijing, China
- A Physical Current Model for Multi-Finger Gate Tunneling FET with Schottky Junction** 174 (1-81)
 Yimei Li, Jin Luo, Qianqian Huang, Xia An, Le Ye and Ru Huang
 Key Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China
- Origin of Steep Subthreshold Swing Within the Low Drain Current Range in Negative Capacitance Field Effect Transistor** 177 (1-82)
 Chang Su, Qianqian Huang, Mengxuan Yang, Liang Chen, Zhongxin Liang and Ru Huang
 Key Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China

Circuit Reliability Evaluation of Approximate Computing	180 (1-86)
Yuwei Zhang ^{1,2} , Zuodong Zhang ² , Zhe Zhang ² , Jiayang Zhang ² , Runsheng Wang ² , Zhiting Ling ¹ and Ru Huang ²	
¹ <i>School of Electronics and Information Engineering, Anhui University, Hefei, China</i>	
² <i>Institute of Microelectronic, Peking University, Beijing, China</i>	
Device Modeling and Application Simulation of Ferroelectric-FETs With Dynamic Multi-Domain Behavior	183 (1-88)
Zhiyuan Fu, Cheng Chen, Jin Luo, Qianqian Huang and Ru Huang	
<i>Key Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China</i>	
A Novel Electrical Isolation Solution for Tunnel FET Integration	187 (1-89)
Ting Li ^{1,2} , Qianqian Huang ² , Le Ye ² , Yuan Zhong ² , Mengxuan Yang ² , Yiqing Li ² , Yimei Li ² , Zhongxin Liang ² and Ru Huang ²	
¹ <i>School of Electronic Information Engineering, Anhui University, Hefei, China</i>	
² <i>Key Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China</i>	
The Factors That Influence The Effective Mobility in 5 nm PMOS FinFET Design	190 (1-54)
Enming Shang, Xin Luo, Yu Ding, Shaojian Hu, Shoumian Chen and Yuhang Zhao	
<i>Shanghai IC R&D Center, Zhangjiang Hi-Tech Park, Shanghai, China</i>	
Optimization of Embedded SiGe Process To Enhance PFET Performance on 28nm Low Power Platform	193 (1-56)
Wei Liu, Haibo Lei, Xuejiao Wang	
<i>Technology Development Department, Shanghai Huali Integrated Circuit Corporation, Shanghai, China</i>	
SRAM and Single Device Isolation analysis in FinFET Technology	198 (1-100)
Yijun Zhang, Li Tan, Yu Li	
<i>Technology R&D Center, SMIC, Shanghai, China</i>	

Chapter II – Lithography and Patterning

Etch Model Based on Machine Learning	202 (2-7)
Rui Chen ¹ , Haoru Hu ¹ , Xiaoting Li ² , Ying Chen ¹ , Xiaojing Su ¹ , Lisong Dong ¹ , Lei Qu ² , Chen Li ¹ , Jiang Yan ² and Yayi Wei ¹	
¹ <i>Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China</i>	
² <i>North China University of Technology, Beijing, China</i>	
AI Computational Lithography	206 (2-34)
Xuelong Shi, Yuhang Zhao, Shoumian Chen and Chen Li	
<i>Shanghai IC Research and Development Center, Shanghai, China</i>	
Accurate Mask Model Approaches for Wafer Hot Spot Prediction and Verification	210 (2-38)
Young Ham, Colbert Lu ¹ , HJ Lee ¹ , Mohamed Ramadan, Michael Green and Chris Proglor	
<i>R&D, Photronics Inc., Boise, Idaho, USA</i>	
¹ <i>Photronics DNP Mask Corporation (PDMC) Inc., Hsin-Chu City, Taiwan</i>	

A Simulation Study for Typical Design Rule Patterns and Stochastic Printing Failures in a 5nm Logic Process with EUV Lithography	213 (2-25)
Yanli Li, Qiang Wu and Yuhang Zhao <i>Shanghai IC R&D Center, Zhangjiang Hi-Tech Park, Shanghai, China</i>	
A Study of Image Contrast, Stochastic Defectivity, and Optical Proximity Effect in EUV Photolithographic Process Under Typical 5nm Logic Design Rules	220 (2-20)
Qiang Wu, Yanli Li, Yushu Yang and Shoumian Chen <i>Shanghai IC R&D Center, Zhangjiang Hi-Tech Park, Shanghai, China</i>	
The Topography Effect on the Lithography Patterning Control for Implantation Layers	227 (2-31)
Dongyu Xu, Dingshuo Luo, Zhihong Wang, Wenzhan Zhou and Zhanyuan Hu <i>Huali Integrated Circuit Cooperation, Shanghai, China</i>	
High Speed Wafer Geometry on Silicon Wafers Using Wave Front Phase Imaging for Inline Metrology	230 (2-1)
J.M. Trujillo-Sevilla, J.M. Ramos-Rodríguez and J. Gaudestad <i>Wooptix, La Laguna, Tenerife, Spain</i>	
How To Improve ‘Chemical Stochastic’ in EUV Lithography?	236 (2-30)
Toru Fujimori <i>Electronic Materials Research Laboratories, R&D Management Headquarters, FUJIFILM Corporation, Yoshida-Cho, Haibara-Gun, Shizuoka, Japan</i>	
Impacts of RTP Pyrometer Offsets on Wafer Overlay Residue	239 (2-3)
Jian Lv, Qing Wang, Yetao Lu, Xing Gao and Qin Sun <i>Shanghai Huali Microelectronics Corporation, Shanghai, China</i>	
Applications of Sparse and Compact Resist Modeling in Advanced Node Implant Layer	242 (2-22)
Shirui Yu, Mudan Wang*, Yiqun Tan, Juan Wei and Renyang Meng <i>Technology Development, Huali Integrated Circuit Corporation, Shanghai, China</i>	
Study of Alignment & Overlay Strategy in 14 nm Lithography Process	246 (2-26)
Lulu Lai, Rui Qian, Biqu Liu, Xiaobo Guo, Cong Zhang, Jun Huang and Yu Zhang J <i>Huali Integrated Circuit Corporation, Shanghai, China</i>	
Litho Process Optimization to Improve Overlay Measurement in Thick PR Layer	249 (2-27)
Jiantao Wang, Jun Yu, Yuming Sun, Cong Zhang, Xiaobo Guo, Biqu Liu, Song Gao, Shuo Liu, Jun Huang and Yu Zhang <i>Huali Integrated Circuit Corporation, Shanghai, China</i>	
Effects of Electron Beam on Photo Resist Shrinkage and Critical Dimension in SEM Measurement	252 (2-28)
Yuyang Bian, Hongxu Sun, Lipeng Wang, Xijun Guan, Xiaobo Guo, Biqu Liu, Cong Zhang, Jun Huang and Yu Zhang <i>Huali Integrated Circuit Corporation, Shanghai, China</i>	
Enlarge Process Window of BSI in DTI Loop: A Novel OPC Approach to Add SRAF	255 (2-29)
Qiao Yanhui, Li Baoxuan, Wan Dan, Chen Yanpeng and Yu Shirui <i>Huali Integrated Circuit Corporation, Shanghai, China</i>	

Development of 90 nm & 5 nm High Resolution Advanced Lithographic Patterning Materials 258 (2-44)
Xuemiao Li, Zhenyu Yang, and Hai Deng
School of Microelectronics, State Key Laboratory of Molecular Engineering of Polymers, Fudan University, Shanghai, China

Chapter III – Dry & Wet Etch and Cleaning

The Law that Guides the Development of Photolithography Technology and the Methodology in the Design of Photolithographic Process 261 (3-11)
Qiang Wu, Yanli Li, Yushu Yang, Shoumian Chen and Yuhang Zhao
Shanghai IC R&D Center, Zhangjiang Hi-Tech Park, Shanghai, China

14nm Fin SADP Patterning Processes and Integration* 267 (3-10)
Chunyan Yi, Ming Li, Yongjian Luo, Weijun Wang, Zhunhua Liu, Xiaoqiang Zhou, Wen Xu and Ying Zhang
Shanghai IC R&D Center, Zhangjiang Hi-Tech Park, Shanghai, China

Towards Microstructures with Ultrahigh Aspect-Ratio and Verticality in Deep Silicon Etching 270 (3-16)
Yuanwei Lin
NAURA Technology Group Co., Ltd., Beijing, China

The Solution of AIO-ET Via Open and Process Window Improvement 273 (3-28)
Baichun Zhang, Jianguo Yang, Lei Sun, Quanbo Li, Jun Huang and Yu Zhang
Huali Integrated Circuit Corporation, Shanghai, China

The Solution of Contact Open and Short 276 (3-30)
Renhui Xu, Jie Zhang, Jianguo Yang, Lei Sun, Quanbo Li, Jun Huang and Yu Zhang
Huali Integrated Circuit Corporation, Shanghai, China

Optimized Work Function Metal Layer Damage Effect in Metal Gate BARC Etch Process by ICP Etch System 278 (3-31)
Kai Qian, Shaoxiong Liu, Lian Lu, Quanbo Li, Jun Huang and Yu Zhang
Huali Integrated Circuit Corporation, Shanghai, China

Analysis of Linewidth Uniformity and Line Edge/Width Roughness in a 5 nm Logic SAQP Process 281 (3-21)
Bowen Wang¹, Yushu Yang¹, Yibo Wang², Yuning Zhu², Yongjian Luo², Qiang Wu¹, Weihao Lin¹, Zhunhua Liu¹, Yanli Li¹, Qingqing Wu¹, Shoumian Chen¹ and Ying Zhang²
¹*Shanghai IC R&D Center, Shanghai, China*
²*Beijing NAURA Microelectronics Equipment Co., Ltd., Beijing, China*

- Metal Hard Mask Open Process Window Enhanced by Insertion of Polymer Deposition** 285 (3-17)
 Li Fei Sun¹, Qing Peng Wang¹, Ji Hong Zhang¹, Lei Sun³, Andrew Li² and Yu Shan Chi¹
¹Lam Research Corporation, Shanghai, China
²Lam Research Corporation, Fremont, CA, USA
³Huali Integrated Circuit Corporation, Shanghai, China
- Application of a Bevel Etch Process for Improving Particle Performance in CMOS Image Sensor Manufacture** 289 (3-18)
 Yiling Sun¹, Jihong Zhang¹, Yu Jiang¹, Fulong Qiao², Keqiang He², Zhigang Zhang², Kang Huang² and Yushan
¹Lam Research Corporation
²Huali Micro Electronic Semiconductor Corporation Ltd., Shanghai, China
- Silicon Wafer Thinning Process by Dry Etching with Low Roughness and High Uniformity** 292 (3-20)
 Zihan Dong, Renzhi Yuan and Yuanwei Lin
 NAURA Technology Group Co., Ltd., Beijing, China
- Improvement Research of Round Convex Residue in Dual Gate Layer** 296 (3-25)
 Mingguang Hang, Lili Jia, Fang Li, Jun Huang and Wenyan Liu
 Huali Integrated Circuit Manufacturing Corporation, Shanghai, China
- Advantage Timely Energized Bubble Oscillation Megasonic Nano-Spray Method to Eliminate Surface Particle Defect in Lightly Doped Drain 28nm** 299 (3-26)
 Hong Li¹, Fang Li¹, Wenyan Liu¹, Jun Huang¹, Yu Zhang¹, Wenjun Wang², Xiaoyan Zhang², Ting Yao² and David H. Wang²
¹Huali Microelectronics Corporation, Shanghai, China
²ACM Research (Shanghai), Inc., Shanghai, China
- Optimization of 28nm SiGe Sigma Shape Trench Depth Loading Effect** 302 (3-27)
 Lili Jia, Fang Li, Wenyan Liu and Jun Huang
 Huali Integrated Circuit Manufacturing Corporation, Shanghai, China
- Well CD Control and Vertical Profile BARC Etch Development and Related Theory Research** 304 (3-29)
 Jiang Linpeng, Zhu Yizheng, Lu Lian, Li Quanbo, Huang Jun and Zhang Yu
 Huali Integrated Circuit Corporation, Shanghai, China
- Impact of Rework Process to Etch Bias and the Corresponding Solution** 306 (3-33)
 Pengkai Xu, Penggang Han, Wenyan Sun, Sen Wu, Bin Zhao, Yi Wang and Fulong Qiao
 Huali Microelectronics Corporation-Technology Development Division, Shanghai, China
- Rectangular Suspended Single Crystal Si Nanowire with (001) Planes and <001> Direction Developed via TMAH Wet Chemical Etching** 311 (3-40)
 Shuang Sun, Baotong Zhang, Yuancheng Yang, Xia An, Xiaoyan Xu, Ru Huang and Ming Li
 Key Laboratory of Microelectronic Devices and Circuits, Institute of Microelectronics, Peking University, Beijing, China
- Effective Lithography Leveling Improvement Was Achieved by Retaining Wafer Back-Surface Nitride During a Novel SMT Nitride Remove Process** 314 (3-46)
 Weiwei Ma, Chao Sun, Xiaolin Xu and Wei Zhou

Huali Integrated Circuit Corporation, Shanghai, China

Improved Selective Silicon Nitride Etch for Advanced Logic and Memory Applications 317 (3-49)

Chien-Pin Sherman Hsu
Avantor, Chu-Bei, Hsinchu, Taiwan

Quasi-Atomic Layer Etching Technology for High Uniformity Etching Applications 319 (3-8)

Y. Zhang, J. Chong, C. Wang, Q. Xie and D. Li
NAURA Technology Group Co., Ltd.

XPS Analysis of Gallium Nitride Film after O₂/BCl₃ Digital Etch 322 (3-52)

Jiale Tang¹, Yongjie Hu¹, Yudong Zhang¹, Zhiqiang Gu², Dongchen Che², Dongdong Hu²,
Lu Chen², Kaidong Xu^{1,2} and Shiwei Zhuang¹
¹*School of Physics and Electronic Engineering, Jiangsu Normal University, Xuzhou, China*
²*Leuven Instruments Co. Ltd (Jiangsu), Xuzhou, China*

5 nm Fin SAQP Process Development and Key Process Challenge Discussion 326 (3-24)

Yushu Yang, Bowen Wang¹, Qiang Wu¹, Yanli Li¹, Yibo Wang², Yuning Zhu², Yongjian
Luo², Weihao Lin¹, Qingqing Wu¹, Jianjun Zhu¹, Shoumian Chen¹ and Ying Zhang²
¹*Shanghai IC R&D Center, Shanghai, China*
²*Beijing NAURA Microelectronics Equipment Co., Ltd., Beijing, China*

Chapter IV – Thin Film, Plating and Process Integration

Titanium Silicide Anneal Process Research for 14nm FinFET Technology 329 (4-27)

Lan Jiang, Yan Gui, Yaoting Shen, Qingwei Dong, Kecheng Chen, Xinhua Cheng and
Jiangxun Fang
Huali Integrated Circuit Corporation, Shanghai, China

Surface Smoothing and Roughening Effects of High-k Dielectric Materials Deposited by Atomic Layer Deposition and Their Significance for MIM Capacitors Used in DRAM Technology Part II 332 (4-19)

W.S. Lau
Zhejiang University, Department of Information Science and Electronic Engineering, Hangzhou, China

FDSOI SiGe Morphology Optimization on Boundary of AA and STI 335 (4-31)

Jiaqi Hong, Qiuming Huang, Qiang Yan, Jun Tan, Yongyue Chen, Haifeng Zhou and
Jingxun Fang
Huali Integrated Circuit Corporation, Shanghai, China

Optimization of Imperfect Morphology for Selective Epitaxial SiGe Growth 337 (4-29)

Yongyue Chen, Qiang Yan, Jiaqi Hong, Qiuming Huang, Jun Tan, Haifeng Zhou and

- Jingxun Fang
Huali Integrated Circuit Corporation, Shanghai, China
- Mechanically Stable Ultra-Low-k Dielectric and Air-Gap Technology*** 340 (4-10)
Clarissa Prawoto, Ying Xiao and Mansun Chan
Department of Electronic and Computer Engineering, the Hong Kong University of Science and Technology, Hong Kong, China
- Some Key Modifications of Theory Required to Understand the Leakage Current Mechanisms For MIM Capacitors Used in DRAM Technology** 344 (4-18)
W.S. Lau
Zhejiang University, Department of Information Science and Electronic Engineering, Hangzhou, China
- Thin Film Processes: Abatement of Waste Gases From Plasma Assisted Material Processes** 347 (4-22)
Christopher P. Jones
Edwards Ltd, Clevedon, North Somerset, United Kingdom
- Study of Influence of STI Profile on HARP Gap-Filling Performance** 350 (4-17)
Kai Wang, Zhigang Zhang, Ping Wang, Lingzhi Xu, Shenzhou Lu, Andy Tan, Zhenjie Qiao, Kang Huang, Qimeng Wang, Duo Shan, Fan Zhang, Chang Fu, Zhaoyuan Zhao and Qin Sun
Huali Microelectronics Corporation, Shanghai, China
- A Novel Methodology to Monitor Wafer Placement Shift in Laser Spike Anneal** 352 (4-25)
Yan Gui, Lan Jiang, Yaoting Shen, Qingwei Dong, Kecheng Chen, Xinhua Cheng and Jingxun Fang
Huali Integrated Circuit Corporation, Shanghai, China
- Investigation and Characterization of Silicon Concentration in N-Free Anti-Reflective Layer Films** 355 (4-30)
Luhang Shen, Jiepeng Zhou, Chunwen Liu, Haixia Li, Yiqi Gong, Yu Bao and Jingxun Fang
Huali Integrated Circuit Corporation, Shanghai, China
- The Investigation of Domestic Machines Large-Scale Production in Soak Anneal Process** 358 (4-33)
Shen Yaoting, Jiang Lan, Gui Yan, Dong Qingwei, Chen Kechen, Cheng Xinhua and Fang Jingxun
Huali Integrated Circuit Corporation, Shanghai, China
- BEOL Cu Gap-fill Performance Improvement for 14nm Technology Node** 361 (4-35)
Zhaoqin Zeng, Bao Yu, Yanpeng Cao, Xingkun Xue, Jianhua Xu, Yanyan Zhang, Xiaofang Wang, Jingxun Fang and Yu Zhang
Huali Integrated Circuit Corporation, Shanghai, China
- Optimization on Deposition of Aluminum Nitride by Pulsed Direct Current Reactive Magnetron Sputtering** 366 (4-39)
Yu-Pu Yang, Te-Yun Lu, Song-Ho Wang, Hsueh-Er Chang, Peter J. Wang, Walter Lai, Yiin-Kuen Fuh and Tomi T. Li

*Department of Mechanical Engineering, National Central University, Taoyuan City, Taiwan
Delta Electronics In., Taoyuan City, Taiwan, China*

Study of PREB Process in FDSOI 370 (4-41)

Yang Song, Zhanhai Yang, Xia Tang, Yanfei Ma, Feng Niu and Changfeng Wang
Huali Microelectronics Corporation, Shanghai, China

IDT Structure Optimization Design Based on AlN/Si Substrate for SAW Devices 372 (4-43)

Kaixuan Li, Fang Wang, Shuo Yan, Meng Deng, Huanhuan Di, Wei Li and Kailiang Zhang
Tianjin Key Laboratory of Film Electronic & Communication Devices, School of Electrical & Electronic Engineering, Tianjin University of Technology, Tianjin, China

Investigation of FDSOI Raised S/D Formation 375 (4-42)

*Yanfei Ma, Yang Song and Changfeng Wang
Huali Microelectronics Corporation, Shanghai, China*

Optimization of the CD Uniformity (CDU) in Silicon Oxide Spacer Process for 5 nm Fin SAQP Process Flow 378 (4-45)

Qingqing Wu¹, Weihao Lin¹, Xiaoqiang Zhou¹, Jinhua Zhang¹, Jing Li², Leng Han², Jianjun Zhu¹, Yushu Yang¹, Qiang Wu¹ and Shoumian Chen¹

¹*Shanghai IC R&D Center, Zhangjiang Hi-Tech Park, Shanghai, China.*

²*Piotech Co., Ltd., Hunnan District, Shenyang, Liaoning Province, China.*

Enhancing High Temperature Adhesion Performance Via a Renovated Leadframe Surface Treatment 382 (4-36)

Din-Ghee Neoh¹, Tee Weikok², Liao Jinzhi Lois³, Jia Wenping⁴, Yee Boonhwa², Boon-Seong Lee, Wang Bisheng⁴, Zhang Xi³, Hua Younan³, Li Xiaomin³, Mario Strauch¹ and Boon-Chye Lee

¹*Atotech (Singapore) Chemicals Pte Ltd, Surface Engineering Hub, Singapore*

²*Sumitomo Bakelite Singapore Pte Ltd, Singapore*

³*WinTech Nano-Technology Services Pte. Ltd., The Alpha Science Park II, Singapore*

⁴*Huawei Technologies Co Ltd, Bantian Huawei Base, Shenzhen, China*

Chapter V – CMP and Post-Polish Cleaning

Solving CMP Challenges for Chemically Stable Materials and 3D Shapes* 390 (5-18)

Hitoshi Morinaga
FUJIMI Incorporated, Kakamigahara, Japan

Stop on Nitride Slurry Development* 394 (5-16)

Shoutian Li, Changzhen Jia and Xiaoming Ren
Anji Microelectronics Technology (Shanghai) Co. Ltd., Shanghai, China

- Novel Abrasion-Free CMP Technology With High Performance Polishing Slurry*** 398 (5-32)
Chong Luo¹ and Yuling Liu^{1,2}
¹*School of Electronic Engineering, Hebei University of Technology, Tianjin, China*
²*Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China*
- Study of Ceria Settling in CMP Slurry** 402 (5-20)
Li Zhang^{1,2}, Chuangyun Wan¹, Changzhen Jia², Chengyao Shi², Xiaoming Ren² and Shoutian Li²
¹*Shanghai Institute of Technology, Shanghai, China*
²*Anji Microelectronics Technology (Shanghai) Co. Ltd., Shanghai, China*
- Pattern Loading Effect Optimization of BEOL Cu CMP in 14nm Technology Node** 406 (5-14)
Lei Zhang, Yuanyuan Meng, Yi Xian, Wei Zhang, Haifeng Zhou and Jingxun Fang
Shanghai Huali Integrated Circuit Corporation, Shanghai, , China
- The Adsorption and Removal of Corrosion Inhibitors During Metal CMP*** 409 (5-47)
Jin-Goo Park¹, Heon-Yul Ryu², Tae-Gon Kim³, Nagendra Prasad Yerriboina¹, Yutaka Wada⁴, Satomi Hamada⁴ and Hirokuni Hiyama⁴
¹*Department of Materials Science and Chemical Engineering, Hanyang University, Ansan, Korea*
²*Department of Bio-Nano Technology, Hanyang University, Ansan, Korea*
³*Department of Smart Convergence Engineering, Hanyang University, Ansan, Korea*
⁴*EBARA Corporation, Fujisawa, Kanagawa, Japan*
- Effects of Different Inhibitors on Cu-Co Galvanic Corrosion in Post CMP Cleaning** 412 (5-28)
Xiaoqin Sun^{1,2}, Baimei Tan^{1,2}, Chenwei Wang^{1,2}, Mengrui Liu^{1,2}, Pengcheng Gao^{1,2}, Qi Wang^{1,2} and SiyuTian^{1,2}
¹*School of Electronic Information Engineering, Hebei University of Technology, Tianjin, China*
²*Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China*
- Molecular Dynamics Study on Sub-Nanoscale Removal Mechanism of 3C-SiC in a Fixed Abrasive Polishing** 415 (5-29)
Piao Zhou¹, Yongwei Zhu¹ and Tao Sun²
¹*College of Mechanical and Electrical Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing, China*
²*College of Chemistry and Chemical Engineering, Shanghai University of Engineering Science, Shanghai, China*
- Role of Slurry Chemistry for Defects Reduction During Barrier CMP** 419 (5-31)
Chenwei Wang^{1,2}, Yue Li^{1,2}, Guoqiang Song^{1,2}, Zhaoqing Huo^{1,2}, Jia Liu^{1,2} and Yuling Liu^{1,2}
¹*School of Electronic Information Engineering, Hebei University of Technology, Tianjin, China*
²*Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China*
- Role of Slurry Additions on Chemical Mechanical Polishing of Cu/Ru/TEOS in H₂O₂-Based Slurry** 422 (5-39)
Chao Wang^{1,2}, Jianwei Zhou^{1,2}, Chenwei Wang^{1,2} and Xue Zhang^{1,2}

¹*School of Electronic Information Engineering, Hebei University of Technology, Tianjin, China*

²*Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China*

Effect of Various Surfactants on Surface Roughness Reduction During Cobalt "Buff Step" CMP 425 (5-34)

Yuanshen Cheng^{1,2}, Shengli Wang^{1,2}, Chenwei Wang^{1,2} and Yundian Yang^{1,2}

¹*School of Electronic Information Engineering, Hebei University of Technology, Tianjin, China*

²*Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China*

Mechanism Analysis of Chemical Mechanical Polishing of 4H-SiC Wafer 428 (5-43)

Gaoyang Zhao^{1,2}, Aoxue Xu^{1,2}, Fan Xu^{1,2}, Daohuan Feng^{1,2}, Weili Liu^{1,2} and Zhitang Song^{1,2}

¹*Shanghai Institute of Microsystem and Information Technology, Shanghai, China*

²*University of Chinese Academy of Sciences, Beijing, China*

Investigation on the Gallium Nitride Polishing Process Under Hybrid-Field Effects 431 (5-24)

Zhigang Dong¹, Liwei Ou¹, Kang Shi², Renke Kang¹ and Dongming Guo¹

¹*Key Laboratory for Precision and Non-traditional Machining Technology of Ministry of Education, Dalian University of Technology, Dalian, China*

²*Department of Chemistry and State Key Laboratory of Physical Chemistry of Solid Surfaces, College of Chemistry and chemical Engineering, Xiamen University, Xiamen, China*

Effect of Potassium Salts on the Chemical Mechanical Polishing Efficiency of Sapphire Substrate 434 (5-38)

Yanan Lu^{1,2}, Xinhuan Niu^{1,2}, Yaqi Cui^{1,2}, Xin Zhao^{1,2}, Zhaoqing Huo^{1,2} and Chenghui Yang^{1,2}

¹*School of Electronics and Information Engineering, Hebei University of Technology, Tianjin, China*

²*Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China*

A Study of Causes and Improving Methods of Chipping in BSI Process 437 (5-2)

Yurong Cao, Hu Li, Zhe Feng, Zujun Ji, Zhengyuan Zhao, Jin Chen, Youfeng Xu, Xiang Peng and Feng Ji

Huali Microelectronics Corporation, Shanghai, China

Study on the Properties of Silica Colloid Prepared by Different Processes in Silicon Wafer CMP 440 (5-3)

Weiwei Li, Zhilin Zhao, Zhen Liang and Yunqian Sun

School of Electronic Information Engineering, Hebei University of Technology, Tianjin, China

Impact of Bevel Condition on STI CMP Scratch 444 (5-15)

Yuanyuan Meng, Lei Zhang, Yibin Li, Wei Zhang, Haifeng Zhou and Jingxun Fang

Shanghai Huali Integrated Circuit Corporation, Shanghai, China

Effects of Heat Treatment in Air Environment on the Dispersivity of Nanodiamond 446 (5-25)

Menggang Lu, Xiaoguang Guo, Song Yuan, Zhuji Jin, Renke Kang and Dongming Guo

School of Mechanical Engineering, Dalian University of Technology, Dalian, China

Effect of Complexing Agent in Slurry on CMP Property for Barrier Material Cobalt 449 (5-26)

Jinsong Zuo, Fang Wang, Kai Hu, Luguang Wang, Yujie Yuan and Kailiang Zhang
Tianjin Key Laboratory of Film Electronic & Communication Devices, School of Electrical & Electronic Engineering, Tianjin University of Technology, Tianjin, China

Effect of Potassium Oleate as Inhibitor on Copper Chemical Mechanical Polishing 452 (5-36)

Chenghui Yang^{1,2}, Xinhuan Niu^{1,2}, Jiakai Zhou^{1,2}, Zhaoqing Huo^{1,2} and Yanan Lu^{1,2}
¹*School of Electronics and Information Engineering, Hebei University of Technology Tianjin, China*
²*Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China*

Effect of Chelators on the Removal of BTA in Post-CMP Cleaning 455 (5-37)

Mengrui Liu^{1,2}, Baimei Tan^{1,2}, Xiaoqin Sun^{1,2}, Pengcheng Gao^{1,2}, Qi Wang^{1,2} and Siyu Tian^{1,2}
¹*School of Electronic Information Engineering, Hebei University of Technology, Tianjin, China*
²*Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China*

High-K Metal Gate AL-CMP Within Die Uniformity and Selectivity Study 458 (5-12)

Ziheng_Li, Baicen_Wan, Hongdi_Wang, Andy Wang, Pujia_Shan, Zhiyang_Liang, Jian_Li and Zhijie_Zhang
Semiconductor Manufacturing North China (Beijing) Corp, Beijing, China

Impact of Pad Micro Contact Size and Distribution on the Planarization in CMP 461 (5-22)

Lin Wang, Haipeng Li, Ping Zhou and Ying Yan
Key Laboratory for Precision and Non-traditional Machining Technology of Ministry of Education, Dalian University of Technology, Dalian, China

Role of AEO-9 as Nonionic Surfactant in Barrier Slurry for Copper Interconnection CMP 465 (5-33)

Guoqiang Song^{1,2}, Baimei Tan^{1,2}, Yuling Liu^{1,2} and Chenwei Wang^{1,2}
¹*School of Electronic Information Engineering, Hebei University of Technology, Tianjin, China*
²*Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China*

Effect of TT-LYK on Copper CMP with Ru/Ta as Barrier/Liner 468 (5-40)

Xue Zhang^{1,2}, Jianwei Zhou^{1,2}, Chenwei Wang^{1,2} and Chao Wang^{1,2}
¹*School of Electronic Information Engineering, Hebei University of Technology, Tianjin, China*
²*Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China*

Effect of Various Complexing Agents for Cobalt "Bulk Step" Chemical Mechanical Planarization 471 (5-41)

Yundian Yang^{1,2}, Shengli Wang^{1,2}, Chenwei Wang^{1,2}, Yuanshen Cheng^{1,2}
¹*School of Electronic Information Engineering, Hebei University of Technology, Tianjin, China*
²*Tianjin Key Laboratory of Electronic Materials and Devices, Tianjin, China*

Lead the Future Semiconductor Evolution as Seen by CMP Manufacturers 474 (5-51)

Manabu Tsujimura
Ebara Corporation, Ohta-ku, Tokyo, Japan

Chapter VI – Metrology, Reliability and Testing

- Multi-Granularity Reconfiguration Based Physical Unclonable Function Design** 478 (6-30)
Jianan Mu^{1,2}, Jing Ye^{1,2}, Xiaowei Li^{1,2}, Huawei Li^{1,2,3} and Yu Hu^{1,2}
¹ State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences
² University of Chinese Academy of Sciences, Beijing, China
³ Peng Cheng Laboratory, Shenzhen, China
- A Programming Framework of Concurrent Test on SMT7 for IPs which Share Same Access Port** 481 (6-14)
Tianyu Zhang, Fang Yanfen and Kai Zhou
Advantest, Shanghai, China
- Low Voltage Time-Resolved Emission (TRE) Measurements of VLSI Circuit** 484 (6-17)
Shang Chih Lin and Frank Yong
Gallant Precision Machining Co., Ltd, Hsinchu, Taiwan
- Unifying Yield Enhancement and Manufacturing Intelligence with Smart Sampling** 487 (6-21)
Yan-Qiu Zhang and Haw-Jyue Luo
Fujian Jinhua Integrated Circuit Co., Ltd., Jinjiang, Quanzhou, China
- An Adaptive Denoising System for Sub-nm Scale Failure Analysis Based on TEM Image** 490 (6-22)
Chang Xu, Yi-Fu Zhang and Chi-Ren Luo
Fujian Jinhua Integrated Circuit Co., Ltd., Jinjiang, Quanzhou, China
- Optical Scatterometry Modeling of 5 nm Logic Metal Gate Structures** 493 (6-25)
Qi Wang, Aihua Yang, Yanli Li, Yushu Yang, Qiang Wu and Shoumian Chen
Shanghai IC R&D Center, Shanghai, China
- Quality Control in Sapphire Growing: From Automated Defect Detection to Big Data Approach** 497 (6-41)
Ivan Orlov and Frédéric Falise
Scientific Visual, Lausanne, Switzerland
- Towards Understanding Interaction Between Hot Carrier Ageing and PBTI*** 500 (6-16)
M. Duan, J. F. Zhang, Z. Ji and W. Zhang
Department of Electronics and Electrical Engineering, Liverpool John Moores University, Liverpool UK
- Comprehensive Comparison of the Wire Bond Reliability Performance of Cu, PdCu and Ag Wires** 503 (6-11)
Liao Jinzhi Lois¹, Yu Minglang², Tee Weikok³, Wang Bisheng², Jia Wenping², Yee Boonhwa³, Zheng Haipeng¹, Zhang Xi¹, Fu Chao¹, Li Xiaomin¹, Hua Younan¹
¹WinTech Nano-Technology Services Pte. Ltd., The Alpha Science Park II, Singapore

²Huawei Technologies Co Ltd, Bantian Huawei Base, Shenzhen, China

³Sumitomo Bakelite Singapore Pte Ltd, Singapore

Practical Carrier Lifetime Analysis in In_{0.53}Ga_{0.47}As Hetero-Epitaxial Layers N/A (6-7)

Eddy Simoen^{1,2}, Po-Chun (Brent) Hsu^{1,3}, Clement Merckling¹, Geert Eneman¹, Yves Mols¹, Han Han¹, AliReza Alian¹, Nadine Collaert¹ and Marc Heyns^{1,3}

¹Imec, Leuven, Belgium

²Department of Solid State Sciences, Ghent University, Gent, Belgium

³Department of Materials Engineering, KU Leuven, Leuven, Belgium

A Study of Low Temperature Al Sputter Process Electromigration Lifetime 508 (6-35)

Jun Liu, Lei Zhang, Jianmin Wang, Qinghua Liu and Di Lou

Huahong Grace Semiconductor Manufacturing Corporation, Shanghai, China

Reliability Improvement by 0.153um CMOS Using HDP-CVD at STI Edge SiN Liner 511 (6-42)

WeiYang Zhang, RenGang Qin, XiaoFeng Sun, DeJin Wang, HaoYu Wen and YaoHui Zhou

Central Semiconductor Manufacturing Corporation (CSMC), Wuxi, China

Non Linear Growth of Variance in the Process Gaps. A Cause of Adverse Cycle Times 514 (6-8)

George W Horn and William Podgorski

Middlesex Industries SA, Switzerland

Research on Improvement of Reference Voltage Shift of Wire-Bound Products 517 (6-38)

Yang Chen, Na Mei and Tuobei Sun

ZTE Corporation, Zhangjiang Hi-tech Park, Shanghai, China

A Novel Vertical Closed-Loop Control Method for High Generation TFT Lithography Machine 519 (6-20)

Dan Chen

Shanghai Micro Electronics Equipment (Group) Co., Ltd., Shanghai, China

Probe Card Lifetime Control and Abrasion Coefficient Study 522 (6-9)

Lei Wang and Song Ma

Huahong Grace Semiconductor Manufacturing Corporation, Shanghai, China

The Inspection Solutions and Reduction of Extreme Tiny Poly Residue 525 (6-13)

Jianye Song, Qiliang Ni, Xiaofang Gu, Chao Han and Lijing Huang

Huali Microelectronics Corporation, Shanghai, China

An Application of Adaptive Genetic Algorithm Combining Monte Carlo Method 528 (6-15)

Wei Yu, Xu Chen, Jingjing Lu and Zhengying Wei

Huali Microelectronics Corporation, Shanghai, China

Investigation and Reduction of Systematic Defects by Wafer Backside Process in Nanometer Semiconductor Manufacturing 532 (6-18)

JianGang Zhou, Hungling Chen, Yin Long, Kai Wang and Hao Guo

Huali Integrated Circuit Manufacturing Co., Ltd, Shanghai, China

Study of High-Precision Interferometer Dynamic Switching for TFT Long-Travel- 535 (6-19)

Range Moving Stage	
Dan Chen , Zhiyong Yang and Yuebin Zhu	
<i>Micro Electronics Equipment (Group) Co., Ltd., Shanghai, China</i>	
Fault Detection of Sensor Data in Semiconductor Processing with Variational Autoencoder Neural Network	538 (6-23)
Wang Yong, Chen Xu and Wei Zhengying	
<i>Huali Microelectronics Corporation, Shanghai, China</i>	
New Precision Jitter Measurement Solution on TMU - Challenge on PRBS Reconstruction	541 (6-24)
Kai Zhou, Tianyu Zhang ¹ , Xurong Cao and Yanyan Chang	
<i>Advantest (China) Co., Ltd, Shanghai, China</i>	
Investigation and Discovery of the Integration of FEOL Process by Electron Beam Inspections	544 (6-28)
Fengjia Pan, Hunglin Chen, Yin Long, Kai Wang and Hao Guo	
<i>Huali Integrated Circuit Corporation, China</i>	
One Comprehensive Method to Analyze Semiconductor Manufacturing Data by "Piecewise" Regression	547 (6-29)
Lin Gu and Wei Yu	
<i>Huali Microelectronics Corporation, China</i>	
The Inspection Solutions of 3bar Structure Cu Void in BEOL Advanced Semiconductor Process	549 (6-32)
Xingdi Zhang, Hunglin Chen, Yin Long and Kai Wang	
<i>Shanghai Huali Microelectronics Corporation, Shanghai, China</i>	
The Inspection and Solution of Inline CT Defect for 28nm Process Improvement	552 (6-33)
Min Wang , Hunglin Chen , Yin Long and Hao Guo	
<i>Huali Microelectronics Corporation, Shanghai, China</i>	
The Study and Investigation of Inline E-Beam Inspection for 28nm Process Window Monitor	555 (6-37)
Yin Long, Zengyi Yuan, Fengjia Pan, Kai Wang and Hunglin Chen	
<i>Huali Integrated Circuit Corporation, Shanghai, China</i>	
A Unified 4H-SiC MOSFETs TDDB Lifetime Model Based on Leakage Current Mechanism	557 (6-39)
Hua Chen, Pan Zhao, Jiahao Liu, Yusen Su, Tuo Zheng, Hao Ni and Liang He	
<i>School of Advanced Materials and Nanotechnology, Xidian University, Xi'an, China</i>	
Study on Wafer Edge Test with Optimized Test Solution	560 (6-40)
Yuxiang Zhang, Yuanyuan Zhu and Zhimin Zeng	
<i>Huahong Grace Semiconductor Manufacturing Corporation, Shanghai, China</i>	
Full Metrology Solutions for Advanced RF with Picosecond Ultrasonic Metrology	562 (6-34)

Johnny Dai¹, Priya Mukundhan¹, Johnny Mu², Frank Zheng², Cheolkyu Kim³

¹*Onto Innovation, Budd Lake, NJ, USA*

²*Onto Innovation, Shanghai, China*

³*Onto Innovation, Bundang-gu, Sungnam-si, Gyunggi-do, Korea*

Monitoring Critical Process Steps in 3D NAND using Picosecond Ultrasonic Metrology with both Thickness and Sound Velocity Capabilities 565 (6-36)

Johnny Dai¹, Priya Mukundhan¹, Robin Mair¹, Manjusha Mehendale¹, Calvin Wang², Ewen Wang², Cheolkyu Kim³

¹*Onto Innovation, NJ, USA*

²*Onto Innovation, Shanghai, China*

³*Onto Innovation, Bundang-gu, Sungnam-si, Gyunggi-do, Korea*

Chapter VII – Packaging and Assembly

Design and Development of 3D WLCSP for CMOS Image Sensor Using Vertical Via Technology 568 (7-8)

Tianshen Zhou^{1,2}, Shuying Ma², Fengxia Zheng² and Tao Hang¹

¹*School of Materials Science and Engineering, Shanghai Jiao Tong University, Shanghai, China*

²*Huatian Technology (Kunshan) Electronics Co., Ltd., Kunshan, China*

Laser-Based Full Cut Dicing Evaluations for Thin Si wafers 571 (7-2)

Peter Dijkstra, Jeroen van Borkulo and Richard van der Stam

ASM Laser Separation International B.V., Beuningen, The Netherlands

A Single-Layer Solution With Laser Debonding Technology for Temporary Bond/Debonding Applications in Wafer-Level Packaging 576 (7-6)

Xiao Liu, Lisa Kirchner, Luke Prenger, Wenkai Cheng and Rama Puligadda

Brewer Science, Inc., Rolla, MO, USA

Etching Polymer Technology for Large Number of Small Via 580 (7-10)

Kyu Jin Lee, Moon Sang You, Gun Woo Kim, Hyun Chul Han, Sang Ki Ahn, Ken Lee, Woo Jae Jeong, Jeong Hyuk Ahn, Jeong Wook Moon, Jee Hyeon Hwang, Kwang Joo Lee¹

¹*Simmtech Co., Ltd, Cheongju, Chungcheongbuk-do, Korea*

²*LG Chem Co., Ltd, Yuseong-gu, Daejeon, Korea*

A Promising Embedded Silicon Fan-Out Wafer Level Package With Laser Releasable Temporary Bonding Technology 584 (7-21)

Chengqian Wang^{1,2}, Aibing Zhang¹, Zhengfeng Li¹, Shouwei Li¹, Yang Li¹, Yong Ji¹, Xuefei Ming¹ and Daquan Yu²

¹*The 58th Research Institute of China Electronics Technology Group Corp., Wuxi, China*

²*Xiamen University, Xiamen, China*

Improvement of Heat Dissipation in IPM Packaging Structure 588 (7-5)

Wenjie Xia¹, Jie Bao^{1,2}, Yuan Xu², Renxia Ning², Li Hou² and Zhenhai Chen²

¹*College of Mechanical and Electrical Engineering, Huangshan University, Huangshan, China*

²*Engineering Technology Research Center of Intelligent Microsystem of Anhui Province, Huangshan, China*

- Characterization of Multi-Scale Nanosilver Paste Reinforced With SiC Particles** 591 (7-13)
 Ziwei Jiang¹, Yongqian Sun¹, Qiaoran Zhang¹, Zhen Lv¹, Yanpei Wu², Weijuan Xi², Cheng Zhou², Shujing Chen¹, Maomao Zhang¹, Johan Liu^{1,3} and Xiuzhen Lu¹
¹SMIT Center, School of Mechatronics Engineering and Automation Shanghai University, Shanghai, China
²Space Research Institute of Electronics and Information Technology, Aerospace Science and Technology Corporation, Xi'an, China
³Department of Microtechnology and Nanoscience Chalmers University of Technology, Gothenburg, Sweden
- Investigation of Bond Pad Crystal Defect for Different Cover Transmission Rate** 595 (7-9)
 Chengyang Sun
 Huali Microelectronics Corporation (HLMC), Shanghai, China
- Effect of Bonded Ball Shape on Gold Wire Bonding Quality Based on ANSYS/LS-DYNA Simulation** 599 (7-11)
 Weidong Huang, Wei Wu, Jacky Wu, Grass Dong and CF Oo
 Department of Research and Development, Diodes Shanghai Co., LTD., Shanghai, China
- Reliability Simulation and Life Prediction of Sn₆₃Pb₃₇ BGA Solder Joint Under Thermal Cycling Load** 602 (7-14)
 Jiahao Liu¹, Liang He¹, Hua Chen¹, Pan Zhao¹, Yahui Su², Li chao² and Qin Pan²
¹School of Advanced Materials and Nanotechnology, Xidian University, Xi'an, China
²Hua Dong Institute of Optoelectronics Devices, Bengbu, China
- Yield Improvement and Cost of Test Reduction Via Automated Socket Cleaning** 606 (7-3)
 Jerry J. Broz and Bret A. Humphrey
 International Test Solutions, Inc., Reno, Nevada, USA
- A New CIS Package Process and Structure to Improve Die Clipping** 609 (7-1)
 Yuan Hu
 Semiconductor Manufacturing International Corp, Shenzhen, Guangdong, China
- A Novel Die Sorter Based on Micro Tweezer for Terahertz Schottky Barrier Diodes** 612 (7-16)
 Li He^{1,2}, Yang Kai^{1,2}, Zhang Jie^{1,2}, Zhang Hao^{1,2}, Zeng Jianping^{1,2}, An Ning^{1,2}, Jiang Jun^{1,2} and Wang Xi^{1,2}
¹Microsystem & Terahertz Research Center, China Academy of Engineering Physics (CAEP), Chengdu, China
²Institute of Electronic Engineering, CAEP, Mianyang, China
- A Novel Dispensing Head Fabrication Method for Precise Epoxy Dispensing** 615 (7-17)
 Zhang Jie^{1,2}, Li Zheng^{1,2}, Li ruoxue^{1,2}, Li He^{1,2} and Wang Xi^{1,2}
¹Microsystem & Terahertz Research Center, China Academy of Engineering Physics (CAEP), Chengdu, China
²Institute of Electronic Engineering, CAEP, Mianyang, China
- Volume Resistance of Epoxy Molding Compound** 618 (7-18)
 Hongjie Liu, Wei Tan, Xingming Cheng, LingLing Liu, Lanxia Li, Yangyang Duan, Dandan Fan, Xiaojuan Jiang, Liang Cui and Jianglong Han
 JiangSu HuaHaiChengKe Advanced materials Co., Ltd, Lianyungang, Jiangsu, China

- Warpage Control Method in Epoxy Molding Compound** 621 (7-22)
Wei Tan¹, Cheng Cheng², Hongjie Liu¹, Yangyang Duan¹, Linlin Liu¹, Xingming Cheng¹ and Lanxia Li¹
¹*Jiangsu HHCK Advanced Materials Co., Ltd, China*
²*School of Language and Business, Jiangsu Normal University, Jiangsu, China*

Chapter VIII – MEMS, Sensors and Emerging Semiconductor Technologies

- Surface Analysis and Post Thermal Treatment Process Optimization of Graphene Oxide Thin Film for Humidity Sensor Application** 624 (8-8)
Xiaoxu Kang, Ruoxi Shen and Xiaolan Zhong
Process Technology Department, Shanghai IC R&D Center, Shanghai, China

- Arbitrarily Polarized CMOS Terahertz Detector With Silicon-Based Plasmonic Antenna** 627 (8-10)
Yiming Liao¹, Ke Wang², Jingyu Peng², Yaozu Guo², Feng Yan² and Xiaoli Ji²
¹*School of Electronic and Optical Engineering, Nanjing University of Science and Technology, China*
²*D School of Electronic Science and Engineering, Nanjing University, China*

- Gate Tunable Memtransistor Based on Monolayer Molybdenum Disulfide** 630 (8-13)
Meng Yan, Fang Wang, Jiaqiang Shen, Xichao Di, Xin Lin, Huanhuan Di, Wei Mi and Kailiang Zhang*
Tianjin Key Laboratory of Film Electronic & Communication Devices, School of Electrical & Electronic Engineering, Tianjin University of Technology, Tianjin, China

- Ambient-Stable and High On/Off Ratio Near-Infrared Photodetector Based on Perovskite-Treated PbS Colloidal Quantum Dots** 633 (8-14)
Qingqing Wu¹, Yajie Yan², Ziqi Liang², Shaojian Hu, Jianjun Zhu¹ and Shoumian Chen¹
¹*Shanghai IC R&D Center, Shanghai, China.*
²*Department of Materials Science, Fudan University, Shanghai, China*

- Synthesis of MoS₂/WS₂ Vertical Heterostructure and Its Photoelectric Properties** 638 (8-12)
Xin Lin, Fang Wang, Jiaqiang Shen, Xichao Di, Huanhuan Di, Meng Yan and Kailiang Zhang
Tianjin Key Laboratory of Film Electronic & Communication Devices, School of Electrical & Electronic Engineering, Tianjin University of Technology, Tianjin, China

- Effective Sparsity-Prior Image Denoising Algorithm for CMOS Image Sensor in Ultra-Low Light Imaging Applications** 641 (8-2)
Tao Zhou¹, Chen Li¹, Jiebin Duan¹, Xuan Zeng² and Yuhang Zhao¹
¹*Shanghai Integrated Circuits R&D Center Co., Ltd., Shanghai, China*
²*State Key Lab of ASIC & System, School of Microelectronics, Fudan University, Shanghai, China*

Chapter IX – Design Automation of Circuit and Systems

- Monolithic 3D Enabled Processing-in- SRAM Memory** 644 (9-4)
Vijaykrishnan Narayanan, Nagadastagiri Challapalle, Ikenna Okafor, Srivatsa Srinivasa and Nicholas Jao
School of Electrical Engineering and Computer Science, The Pennsylvania State University, Pennsylvania, USA,
- Power Oriented CMOL Defect-Tolerant Mapping With Available Nanodevices** 646 (9-30)
Shangluan Xie, Yinshui Xia, Xiaojing Zha and Xiangui Gu
EECS, Ningbo University, Ningbo, China
- Signoff-Level Full-Chip ESD/Reliability Design Verification Using Logic-Driven Layout Static Approach** 649 (9-7)
Li Li, Yi-Ting Lee and Sridhar Srinivasan
Mentor, a Siemens Business, Wilsonville, Oregon USA
- Analysis of ESD Effect and Ionizing Radiation Particles in Gate Oxide** 653 (9-26)
C.-Z. Chen¹, David Y. Hu² and Hanming Wu¹
¹*EtownIP Microelectronics, Beijing, China*
²*MetroSilicon Microsystems, Kunshan, Jiangsu, China*
- Statistical Wear-Leveling for Phase Change Memory** 656 (9-13)
Chien Wang and Chengyu Xu
Jiangsu Advanced Memory Semiconductor Corporation, Beijing, China
- The Study of Defects Auto-Classification System in Semiconductor Manufacturing** 659 (9-29)
Pengfei Wang¹, Chen Li¹, Hao Fu¹, Zhengying Wei², Xu Chen², Zhounan Wang², Shoumian Chen¹ and Yuhang Zhao¹
¹*Shanghai Integrated IC R&D Center, Shanghai, China*
²*Shanghai Huali Microelectronics Corporation, Shanghai, China*
- A Neural-Network Approach to Better Diagnosis of Defect Pattern in Wafer Bin Map** 662 (9-12)
Junjun Zhuang, Guiyun Mao, Yong Wang, Xu Chen and Zhengying Wei
Huali Microelectronics Corporation, Shanghai, China
- Perceptron Algorithm and Its Verilog Design** 665 (9-1)
Kainan Wang^{1,2}, Yingxuan Zhu^{1,2} and C.-Z. Chen^{2,3}
¹*State Key Laboratory of Information Security, Institute of Information Engineering, CAS, Beijing, China*
²*University of Chinese Academy of Sciences, Huairou, Beijing, China*
³*EtownIP Microelectronics, Beijing, China*
- A clock jitter tolerant $\Sigma\Delta$ Modulator Employing a Hybrid Loop Filter in CMOS 40nm Technology**** 668 (9-32)
Negar Rashidi, Sungjun Yoon and Jose Silva-Martinez
Department of ECE, Texas A&M University, Texas, USA

- Towards Optimal Logic Representations for Implication-Based Memristive Circuits** 672 (9-23)
 Lin Chen and Zhufei Chu
EECS, Ningbo University, Ningbo, China
- Timing Violation as Dominant Reason for Failure of Clocked Digital Circuit Due to RF Interference in Supply** 675 (9-25)
 Shanshan Nong and Tao Su
School of Electronics and Information Technology, Sun Yat-sen University, Guangzhou, Guangdong, China
- DREAMPlace 2.0: Open-Source GPU-Accelerated Global and Detailed Placement for Large-Scale VLSI Designs** 678 (9-10)
 Yibo Lin¹, David Z. Pan², Haoxing Ren³ and Brucek Khailany³
¹*CS Department, Peking University*
²*ECE Department, The University*
³*NVIDIA, Inc.*
- A Real-Time Visual Tracking for Unmanned Aerial Vehicles With Dynamic Window** 682 (9-24)
 Jia Zhang, Tianrun Chen and Zhiguo Shi
College of Information Science & Electronic Eng., Zhejiang University, Hangzhou, China
- Scalable Multi-Session TCP Offload Engine for Latency-Sensitive Applications** 685 (9-14)
 Jingbo Gao, Wenbo Yin, Wai-Shing Luk and Lingli Wang
School of Microelectronics, Fudan University, Shanghai, China
- Advanced MOSFET Model Based on Artificial Neural Network** 688 (9-11)
 JH. Wei¹, W. Mao¹, H. Fang², Z. Zhang², JX. Zhang², BJ. Laⁿ² and J. Wan¹
¹*State key lab of ASIC and System, School of Information Science and Engineering, Fudan University, Shanghai, China*
²*Suzhou Fooohu Technology Co., Ltd., Suzhou, China*
- A Hybrid Domain Framework for Predistorter Modeling and Adaptive Digital Predistortion Realization** 691 (9-15)
 Hairui Wang, Junyao Wang and Bo Wang
The Key Lab of IMS, School of ECE, Peking University Shenzhen Graduate School, Shenzhen, China
- A Compiler Design for a Programmable CNN Accelerator** 694 (9-17)
 Jiadong Qian, Zhongcheng Huang and Lingli Wang
School of Microelectronics, Fudan University, Shanghai, China
- Crystal Oscillator Frequency compensation technology of High Precision Clock Synchronization for Time-triggered Ethernet** 697 (9-19)
 Haiying Yuan, Kai Zhang, Tong Zheng and Yichen Wang
Faculty of Information Technology, Beijing University of Technology, Beijing, China

- A 5.5nW Voltage Reference Circuit** 700 (9-27)
Kaixuan Du¹, Ziyuan Xu³, Xiulong Wu¹, Libo Yang², Hao Zhang², Zhixuan Wang² and Le Ye²
¹*School of Electronics and Information Engineering, Anhui University, Hefei, China*
²*Laboratory of Microelectronic Devices and Circuits (MOE) Institute of Microelectronic, Peking University, Beijing, China*
³*Jiangsu Union Technical Institute, China*
- A High Linearity Readout Integrated Circuit for Uncooled IR Detector** 703 (9-28)
Chang Liu, Kai Wang, Mingcheng Luo, Yaozu Guo, Feng Yan and Xiaoli Ji
Institute of the electronic Science and Engineering, Nanjing University, China
- Thermal Modeling of Monolithic 3D ICS** 706 (9-16)
Baoli Peng¹, Vasilis F. Pavlidis² and Yuanqing Cheng¹
¹*School of Microelectronics, Beihang University, Beijing, China*
²*School of Computer Science, University of Manchester, Manchester, United Kingdom*
- A 2-D Capacitance Solver with Finite Difference Method** 709 (9-36)
Wenjie Liang and Wenjian Yu
BNRist, Dept. Computer Science & Tech., Tsinghua University, Beijing, China

Additional Paper

- Metal Trench Critical Dimension and Overlay Minor Variation Monitoring Method with Voltage Contrast Inspection** 712 (6-12)
L. Huang, Q. Ni, X. Gu, C. Han, J. Yuan
Shanghai Huali Microelectronics Corporation, Shanghai, China