

2020 IEEE Symposium on VLSI Technology

**Honolulu, Hawaii, USA
16-19 June 2020**



**IEEE Catalog Number: CFP20VTS-POD
ISBN: 978-1-7281-6461-8**

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP20VTS-POD
ISBN (Print-On-Demand):	978-1-7281-6461-8
ISBN (Online):	978-1-7281-6460-1
ISSN:	0743-1562

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

PLENARY SESSION

SILICON IS GREENER: WHY INNOVATION IN CIRCUITS IS NEEDED FOR SUSTAINABILITY	1
<i>Jennifer Lloyd, Niall Kearney, Colin Lyden, Damien McCartney, David Robertson, Meabh Shine</i>	
5G EVOLUTION AND 6G.....	5
<i>Takehiro Nakamura</i>	
THE FUTURE OF COMPUTE: HOW THE DATA TRANSFORMATION IS RESHAPING VLSI	10
<i>Mike Mayberry</i>	
EMPOWERING NEXT-GENERATION APPLICATIONS THROUGH FLASH INNOVATION	14
<i>Shigeo Jeff Ohshima</i>	

JOINT FOCUS SESSION: SILICON PHOTONICS

TERAPHY: AN O-BAND WDM ELECTRO-OPTIC PLATFORM FOR LOW POWER, TERABIT/S OPTICAL I/O	18
<i>Chen Sun, Daniel Jeong, Mason Zhang, Woorham Bae, Chong Zhang, Pavan Bhargava, Derek Van Orden, Shahab Ardalani, Chandarasekaran Ramamurthy, Erik Anderson, Austin Katzin, Haiwei Lu, Sidney Buchbinder, Behrooz Beheshtian, Anatoly Khilo, Michael Rust, Chen Li, Forrest Sedgwick, John Fini, Roy Meade, Vladimir Stojanovic, Mark Wade</i>	
HIGH-TEMPERATURE OPERATION OF CHIP-SCALE SILICON-PHOTONIC TRANSCIEVER	20
<i>Di Okamoto, Y. Suzuki, J. Fujikata, M. Tokushima, J. Ushida, T. Horikawa, K. Takemura, T. Nakamura, Y. Hagihara, K. Yashiki, M. Kurihara, K. Kinoshita, K. Kurata</i>	
III/V-ON-BULK-SI TECHNOLOGY FOR COMMERCIALY VIABLE PHOTONICS-INTEGRATED VLSI.....	22
<i>Dongjae Shin, Hyunil Byun, Dongshik Shim, Jungho Cha, Yonghwack Shin, Changgyun Shin, Changbum Lee, Eunkyung Lee, Bongyong Jang, Jisan Lee, Inoh Hwang, Jinmyoung Kim, Kyunghyun Son, Kyoungho Ha, Hyuck Choo</i>	
O-BAND GESI QUANTUM-CONFINED STARK EFFECT ELECTRO-ABSORPTION MODULATOR INTEGRATED IN A 220NM SILICON PHOTONICS PLATFORM.....	24
<i>Clement Porret, Srinivasan Ashwyn Srinivasan, Sadhishkumar Balakrishnan, Peter Verheyen, Paola Favia, Hugo Bender, Patrick Ong, Roger Loo, Joris Van Campenhout, Marianna Pantouvaki</i>	

JOINT FOCUS SESSION: 5G / MM-WAVE

HARDWARE-SOFTWARE CO-INTEGRATION FOR CONFIGURABLE 5G MMWAVE SYSTEMS	26
<i>Alberto Valdes-Garcia, Arun Paidimarri, Bodhisatwa Sadhu</i>	
BEYOND 5G & TECHNOLOGIES: A CROSS-DOMAIN VISION.....	28
<i>Eric Mercier</i>	

A COMPREHENSIVE RELIABILITY CHARACTERIZATION OF 5G SOC MOBILE PLATFORM FEATURING 7NM EUV PROCESS TECHNOLOGY	30
<i>M. Jin, K. Kim, B. Kim, M. Kim, S. Kwon, Y. Cho, M. Lee, T. Jeong, M. Yeo, K. Choi, H. Sagong, T. Uemura, H. Jiang, D. Mun, W. Kim, E. Kwon, Y. Kim, H. Shim, H. Nam, J. Park, H. Rhee, S. Pae, B. Lee</i>	

ENABLING UTBB STRAINED SOI PLATFORM FOR CO-INTEGRATION OF LOGIC AND RF: IMPLANT-INDUCED STRAIN RELAXATION AND COMB-LIKE DEVICE ARCHITECTURE.....	32
<i>Chen Sun, Jie Liang, Haiwen Xu, Eugene Kong, Bich-Yen Nguyen, Anne Vandooren, Walter Schwarzenbach, Christophe Maleville, Vincent Barral, Remy Berthelon, Olivier Weber, Franck Arnaud, Aaron V.-Y. Thean, Xiao Gong</i>	

FINFET WITH CONTACT OVER ACTIVE-GATE FOR 5G ULTRA-WIDEBAND APPLICATIONS.....	34
<i>A. Razavieh, V. Mahajan, W. L. Oo, S. Cimino, S. V. Khokale, K. Nagahiro, L. Pantisano, T. Ethirajan, J. Lemon, M. Gu, Y. Chen, H. T. Wang, T. H. Lee</i>	

JOINT FOCUS SESSION: STCO/DTCO

HETEROGENEOUS SYSTEM-LEVEL PACKAGE INTEGRATION - TRENDS AND CHALLENGES.....	36
<i>Frank J. C. Lee, Mei Wong, Jerry Tzou, Jonathan Yuan, Daniel Chang, Stefan Rusu</i>	

CAN WE EVER GET TO A 100 NM TALL LIBRARY? POWER RAIL DESIGN FOR 1NM TECHNOLOGY NODE.....	38
<i>V. Moroz, X-W. Lin, P. Asenov, D. Sherlekar, M. Choi, B. Cheng, S. Parikh, Po-Wen Chan, J. J. Lee</i>	

BURIED POWER SRAM DTCO AND SYSTEM-LEVEL BENCHMARKING IN N3.....	40
<i>S. Salahuddin, M. Perumkunnil, E. Dentoni Litta, A. Gupta, P. Weckx, J. Ryckaert, M.-H. Na, A. Spessot</i>	

LOCAL VARIATION-AWARE TRANSISTOR DESIGN THROUGH COMPREHENSIVE ANALYSIS OF VARIOUS V _{DD} /TEMPERATURES USING SUB- 7NM ADVANCED FINFET TECHNOLOGY	42
<i>Soyoun Kim, Seung Kwon Kim, Taiko Yamaguchi, Jae Chul Kim, Byung-Gook Park, Yuri Yasuda Masuoka, Sd Kwon</i>	

CIRCUITS JOINT SESSION: DEVICES AND CIRCUITS FOR AI/ML

SOT-MRAM BASED ANALOG IN-MEMORY COMPUTING FOR DNN INFERENCE.....	44
<i>J. Doevenspeck, K. Garello, B. Verhoef, R. Degraeve, S. Van Beek, D. Crotti, F. Yasin, S. Couet, G. Jayakumar, I. A. Papistas, P. Debacker, R. Lauwereins, W. Dehaene, G. S. Kar, S. Cosemans, A. Mallik, D. Verkest</i>	

COMPACT PROBABILISTIC POISSON NEURON BASED ON BACK-HOPPING OSCILLATION IN STT-MRAM FOR ALL-SPIN DEEP SPIKING NEURAL NETWORK.....	46
<i>Ming-Hung Wu, Ming-Shun Huang, Zhifeng Zhu, Fu-Xiang Liang, Ming-Chun Hong, Jiefang Deng, Jeng-Hua Wei, Shyh-Shyuan Sheu, Chih-I Wu, Gengchiao Liang, Tuo-Hung Hou</i>	

CIRCUITS JOINT SESSION: HETEROGENEOUS INTEGRATION

HETEROGENEOUS INTEGRATION OF BEOL LOGIC AND MEMORY IN A COMMERCIAL FOUNDRY: MULTI-TIER COMPLEMENTARY CARBON NANOTUBE LOGIC AND RESISTIVE RAM AT A 130 NM NODE	48
---	----

T. Srimani, G. Hills, M. Bishop, C. Lau, P. Kanhaiya, R. Ho, A. Amer, M. Chao, A. Yu, A. Wright, A. Ratkovich, D. Aguilar, A. Bramer, C. Cecman, A. Chov, G. Clark, G. Michaelson, M. Johnson, K. Kelley, P. Manos, K. Mi, U. Suriono, S. Vuntangboon, H. Xue, J. Humes, S. Soares, B. Jones, S. Burack, Arvind, A. Chandrakasan, B. Ferguson, M. Nelson, M. M. Shulaker

HETEROGENEOUS POWER DELIVERY FOR 7NM HIGH-PERFORMANCE CHIPLET- BASED PROCESSORS USING INTEGRATED PASSIVE DEVICE AND IN-PACKAGE VOLTAGE REGULATOR	50
--	----

Alan Roth, Charlie Zhou, Mei Wong, Eric Soenen, Tze-Chiang Huang, Paul Ranucci, Ying-Chih Hsu, Hung-Chih Lin, Chester Kuo, Min-Jer Wang, Sheng-Yao Yang, J. R. Chu, Ting-Yu Yeh, K. C. Ting, Alvin L. S. Loke, Stefan Rusu, Mark Chen, Frank Y. H. Lee, Kevin Zhang, Alex Kalnitsky

TECHNOLOGY HIGHLIGHT

5G AND AI INTEGRATED HIGH PERFORMANCE MOBILE SOC PROCESS-DESIGN CO- DEVELOPMENT AND PRODUCTION WITH 7NM EUV FINFET TECHNOLOGY	52
--	----

Jie Deng, Ukjin Roh, Jerry Bao, Youseok Suh, Jihong Choi, Ying Chen, Vicki Lin, Jason Cheng, Zhimin Song, Ming Cai, Lixin Ge, Gary Chen, Leo Kim, Hao Wang, Sc Song, Deepak Sharma, Xiao- Yong Wang, Byungmoo Song, Yuri Y. Masuoka, Kwon Lee, Sungwon Kim, Jinkyu Lee, Hyejun Jin, Venu Boynapalli, Rajagopal Narayanan, Paul Penzes, Giri Nallapati, Chidi Chidambaram

GAN AND SI TRANSISTORS ON 300MM SI(111) ENABLED BY 3D MONOLITHIC HETEROGENEOUS INTEGRATION	54
---	----

Han Wui Then, M. Radosavljevic, P. Agababov, I. Ban, R. Bristol, M. Chandhok, S. Chouksey, B. Holybee, C. Y. Huang, B. Krist, K. Jun, P. Koirala, K. Lin, T. Michaelos, R. Paul, J. Peck, W. Rachmady, D. Staines, T. Talukdar, N. Thomas, T. Tronic, P. Fischer, W. Hafez

AN OPTICALLY SAMPLED ADC IN 3D INTEGRATED SILICON-PHOTONICS/65NM CMOS	56
--	----

Nandish Mehta, Zhan Su, Erman Timurdogan, Jelena Notaros, Russel Wilcox, Christopher Poulton, Christopher Baiocco, Nicholas Fahrenkopf, Seth Kruger, Tat Ngai, Yukta Timalisina, Michael Watts, Vladimir Stojanovic

A MONOLITHIC 3D INTEGRATION OF RRAM ARRAY WITH OXIDE SEMICONDUCTOR FET FOR IN-MEMORY COMPUTING IN QUANTIZED NEURAL NETWORK AI APPLICATIONS	58
--	----

Jixuan Wu, Fei Mo, Takuya Saraya, Toshiro Hiramoto, Masaharu Kobayashi

IMPROVED AIR SPACER CO-INTEGRATED WITH SELF-ALIGNED CONTACT (SAC) AND CONTACT OVER ACTIVE GATE (COAG) FOR HIGHLY SCALED CMOS TECHNOLOGY	60
---	----

Kanguo Cheng, Chanro Park, Heng Wu, Juntao Li, Son Nguyen, Jingyun Zhang, Miaomiao Wang, Sanjay Mehta, Zuoguang Liu, Richard Conti, Nicolas Loubet, Julien Frougier, Andrew Greene, Tenko Yamashita, Bala Haran, Rama Divakaruni

BURIED POWER RAIL INTEGRATION WITH SI FINFETS FOR CMOS SCALING BEYOND THE 5 NM NODE.....	62
<i>A. Gupta, H. Mertens, Z. Tao, S. Demuynck, J. Bömmels, G. Arutchelvan, K. Devriendt, O. Varela Pedreira, R. Ritzenthaler, S. Wang, D. Radisic, K. Kenis, L. Teugels, F. Sebaai, C. Lorant, N. Jourdan, Bt Chan, H. Zahedmanesh, S. Subramanian, F. Schleicher, T. Hopf, A. Peter, N. Rassoul, H. Debruyne, I. Demonie, Y. Siew, T. Chiarella, B. Briggs, D. Zhou, E. Rosseel, A. De Keersgieter, E. Capogreco, E. Dentoni Litta, G. Boccardi, S. Baudot, G. Mannaert, N. Bontemps, A. Sepúlveda, S. Mertens, M.-S. Kim, E. Dupuy, K. Vandersmissen, S. Paolillo, D. Yakimets, B. Chehab, P. Favia, C. Drijbooms, J. Cousserier, M. Jaysankar, F. Lazzarino, P. Morin, E. Sanchez, J. Mitard, C. Wilson, F. Holsteyns, Z. Tökei, N. Horiguchi</i>	

ADVANCED SI CMOS DEVICES

ENABLING MULTIPLE-VT DEVICE SCALING FOR CMOS TECHNOLOGY BEYOND 7NM NODE.....	64
<i>Vincent S. Chang, S. H. Wang, J. H. Lu, W. H. Wu, B. F. Wu, B. C. Hsu, K. C. Kwong, J. Y. Yeh, C. H. Chang, C. H. Chen, C. O. Chui, M. S. Yeh, K. B. Huang, R. Chen, K. S. Chen, S.-Y. Wu</i>	

7-LEVELS-STACKED NANOSHEET GAA TRANSISTORS FOR HIGH PERFORMANCE COMPUTING	66
<i>S. Barraud, B. Previtali, C. Vizioz, J.-M. Hartmann, J. Sturm, J. Lassarre, C. Perrot, Ph. Rodriguez, V. Loup, A. Magalhaes-Lucas, R. Kies, G. Romano, M. Cassé, N. Bernier, A. Jannaud, A. Grenier, F. Andrieu</i>	

COLD CMOS AS A POWER-PERFORMANCE-RELIABILITY BOOSTER FOR ADVANCED FINFETS	68
<i>H. L. Chiang, T. C. Chen, J. F. Wang, S. Mukhopadhyay, W. K. Lee, C. L. Chen, W. S. Khwa, B. Pulicherla, P. J. Liao, K. W. Su, K. F. Yu, T. Wang, H.-S. P. Wong, C. H. Diaz, J. Cai</i>	

ALL-OPERATION-REGIME CHARACTERIZATION AND MODELING OF DRAIN CURRENT VARIABILITY IN JUNCTIONLESS AND INVERSION-MODE FDSOI TRANSISTORS	70
<i>D. Bosch, J. P. Colinge, G. Ghibaudo, X. Garros, S. Barraud, J. Lacord, B. Sklenard, L. Brunet, P. Batude, C. Fenouillet-Béranger, J. Cluzel, R. Kies, J. M. Hartmann, C. Vizioz, G. Audoit, F. Balestra, F. Andrieu</i>	

GE AND SIGE DEVICES

SURFACE GA-BOOSTED BORON-DOPED SI _{0.5} GeO _{0.5} USING IN-SITU CVD EPITAXY: ACHIEVING 1.1×10 ²¹ CM ⁻³ ACTIVE DOPING CONCENTRATION AND 5.7×10 ⁻¹⁰ Ω·CM ² CONTACT RESISTIVITY	72
<i>Haiwen Xu, Jishen Zhang, Lucas P B Lima, Joe Margetis, Rami Khazaka, Qi Xie, John Tolle, Chengkuan Wang, Haibo Wang, Zuopu Zhou, Qiwen Kong, Xiao Gong</i>	

ADDRESSING KEY CHALLENGES FOR SIGE-PFIN TECHNOLOGIES: FIN INTEGRITY, LOW-D _{IT} SI-CAP-FREE GATE STACK AND OPTIMIZING THE CHANNEL STRAIN	74
<i>H. Arimura, E. Capogreco, K. Wostyn, G. Eneman, L.-Å. Ragnarsson, S. Brus, S. Baudot, A. Peter, T. Schram, P. Favia, O. Richard, H. Bender, J. Mitard, N. Horiguchi</i>	

FIRST DEMONSTRATION OF 4-STACKED $Ge_{0.91}Sn_{0.085}$ WIDE NANOSHEETS BY HIGHLY SELECTIVE ISOTROPIC DRY ETCHING WITH HIGH S/D DOPING AND UNDONED CHANNELS	76
--	----

Yu-Shiang Huang, Fang-Liang Lu, Chien-Te Tu, Jyun-Yan Chen, Chung-En Tsai, Hung-Yu Ye, Yi-Chun Liu, C. Liu

VERTICAL HETEROJUNCTION $Ge_{0.92}Sn_{0.08}/Ge$ GAA NANOWIRE PMOSFETS: LOW SS OF 67 MV/DEC, SMALL DIBL OF 24 MV/V AND HIGHEST $G_{M,EXT}$ OF 870 $\mu S/\mu M$	78
--	----

Mingshan Liu, Viktoria Schlykow, Jean-Michel Hartmann, Joachim Knoch, Detlev Grützmacher, Dan Buca, Qing-Tai Zhao

STRUCTURAL AND ELECTRICAL DEMONSTRATION OF SIGE CLADDED CHANNEL FOR PMOS STACKED NANOSHEET GATE-ALL-AROUND DEVICES.....	80
---	----

S. Mochizuki, B. Colombeau, J. Zhang, S. C. Kung, M. Stolfi, H. Zhou, M. Breton, K. Watanabe, J. Li, H. Jagannathan, M. Cogorno, T. Mandrekar, P. Chen, N. Loubet, S. Natarajan, B. Haran

ADVANCED PROCESSING

MATERIALS TECHNOLOGY CO-OPTIMIZATION OF SELF-ALIGNED GATE CONTACT FOR ADVANCED CMOS TECHNOLOGY NODES	82
--	----

A. Pal, J. Ferrell, A. Sachid, E. M. Bazizi, D. Cui, A. Wang, M. Cogorno, A. Bhatnagar, N. Ingle, Y. Xu, W. Lei, Y. Lei, A. Gelatos, T. H. Ha, K. Kashefzadeh, S. M. Seutter, T. E. Sato, B. Brown, K. Mikhaylichenko, C. Lee, N. Fung, W. Xu, M. Kawasaki, T. Luu, P. Wang, B. Colombeau, B. Alexander, D. Hwang, S. Natarajan, B. Ayyagari

SELECTIVE ENABLEMENT OF DUAL DIPOLES FOR NEAR BANDEDGE MULTI-VT SOLUTION IN HIGH PERFORMANCE FINFET AND NANOSHEET TECHNOLOGIES.....	84
---	----

R. Bao, K. Watanabe, J. Zhang, H. Zhou, M. Sankarapandian, J. Li, S. Pancharatnam, P. Jamison, R. G Southwick, M. Wang, J. J Demarest, J. Guo, N. Loubet, V. Basker, D. Guo, V. Narayanan, B. Haran, H. Bu, M. Khare

COMPOSITE INTERCONNECTS FOR HIGH-PERFORMANCE COMPUTING BEYOND THE 7NM NODE	86
--	----

P. Bhosale, S. Parikh, N. Lanzillo, R. Tao, T. Nogami, M. Gage, R. Shaviv, H. Huang, A. Simon, M. Stolfi, S. Reidy, J. Lee, N. Loubet, B. Haran

RECORD LOW CONTACT RESISTIVITY TO $Ge:B$ ($8.1 \times 10^{-10} \Omega \cdot cm^2$) AND $Ge:Sn:B$ ($4.1 \times 10^{-10} \Omega \cdot cm^2$) WITH OPTIMIZED [B] AND [SN] BY IN-SITU CVD DOPING.....	88
---	----

Fang-Liang Lu, Yi-Chun Liu, Chung-En Tsai, Hung-Yu Ye, C. W. Liu

HIGH QUALITY N^+/P JUNCTION OF Ge SUBSTRATE PREPARED BY INITIATED CVD DOPING PROCESS.....	90
---	----

Jae Hwan Kim, Sung Won Shin, Tae In Lee, Wan Sik Hwang, Byung Jin Cho

ULTRA-LOW P_c EXTRACTION FOR RECESSED AND NON-RECESSED CONTACTS: GENERALIZED TRANSMISSION LINE MODEL.....	92
---	----

Ying Wu, Haiwen Xu, Jishen Zhang, Chengkuan Wang, Zuopu Zhou, Haibo Wang, Xiao Gong, Yee Chia Yeo

FEFETS

FEFET MEMORY FEATURING LARGE MEMORY WINDOW AND ROBUST ENDURANCE OF LONG-PULSE CYCLING BY INTERFACE ENGINEERING USING HIGH-K ALON	94
<i>Chi-Yu Chan, Kuen-Yi Chen, Hao-Kai Peng, Yung-Hsien Wu</i>	
RE-EXAMINATION OF V_{TH} WINDOW AND RELIABILITY IN HFO ₂ FEFET BASED ON THE DIRECT EXTRACTION OF SPONTANEOUS POLARIZATION AND TRAP CHARGE DURING MEMORY OPERATION	96
<i>Reika Ichihara, Kunifumi Suzuki, Haruka Kusai, Keiko Ariyoshi, Keisuke Akari, Keisuke Takano, Kazuhiro Matsuo, Yuta Kamiya, Kota Takahashi, Hidenori Miyazawa, Yuuichi Kamimuta, Kiwamu Sakuma, Masumi Saitoh</i>	
HOT ELECTRONS AS THE DOMINANT SOURCE OF DEGRADATION FOR SUB-5NM HZO FEFETS	98
<i>Ava J. Tan, Milan Pešić, Luca Larcher, Yu-Hung Liao, Li-Chen Wang, Jong-Ho Bae, Chenming Hu, Sayeef Salahuddin</i>	
A COMPREHENSIVE MODEL FOR FERROELECTRIC FET CAPTURING THE KEY BEHAVIORS: SCALABILITY, VARIATION, STOCHASTICITY, AND ACCUMULATION	100
<i>Shan Deng, Guodong Yin, Wriddhi Chakraborty, Sourav Dutta, Suman Datta, Xueqing Li, Kai Ni</i>	
ASYMMETRIC POLARIZATION RESPONSE OF ELECTRONS AND HOLES IN SI FEFETS: DEMONSTRATION OF ABSOLUTE POLARIZATION HYSTERESIS LOOP AND INVERSION HOLE DENSITY OVER $2 \times 10^{13} \text{CM}^{-2}$	102
<i>K. Toprasertpong, Z. -Y. Lin, T. -E. Lee, M. Takenaka, S. Takagi</i>	

FERROELECTRIC MEMORY AND CAPACITORS

SOC COMPATIBLE 1 T1 C FERAM MEMORY ARRAY BASED ON FERROELECTRIC HF _{0.5} ZR _{0.5} O ₂	104
<i>Jun Okuno, Takafumi Kunihiro, Kenta Konishi, Hideki Maemura, Yusuke Shute, Fumitaka Sugaya, Monica Materano, Tarek Ali, Kati Kuehnel, Konrad Seide, Uwe Schroeder, Thomas Mikolajick, Masanori Tsukamoto, Taku Umebayashi</i>	
A NOVEL DUAL FERROELECTRIC LAYER BASED MFMFIS FEFET WITH OPTIMAL STACK TUNING TOWARD LOW POWER AND HIGH-SPEED NVM FOR NEUROMORPHIC APPLICATIONS	106
<i>Tarek Ali, Konrad Seidel, Kati Kuehnel, Matthias Rudolph, Malte Czernohorsky, Konstantin Mertens, Raik Hoffmann, Katrin Zimmermann, Uwe Mühle, Johannes Müller, Jan Van Houdt, Lukas M. Eng</i>	
IMPROVED STATE STABILITY OF HFO ₂ FERROELECTRIC TUNNEL JUNCTION BY TEMPLATE-INDUCED CRYSTALLIZATION AND REMOTE SCAVENGING FOR EFFICIENT IN-MEMORY REINFORCEMENT LEARNING	108
<i>Shosuke Fujii, Marina Yamaguchi, Shoichi Kabuyanagi, Kensuke Ota, Masumi Saitoh</i>	
NANOSECOND LASER ANNEAL (NLA) FOR SI-IMPLANTED HFO ₂ FERROELECTRIC MEMORIES INTEGRATED IN BACK-END OF LINE (BEOL)	110
<i>L. Grenouillet, T. Francois, J. Coignus, S. Kerdilès, N. Vaxelaire, C. Carabasse, F. Mehmood, S. Chevalliez, C. Pellissier, F. Triozon, F. Mazen, G. Rodriguez, T. Magis, V. Havel, S. Slesazeck, F. Gaillard, U. Schroeder, T. Mikolajick, E. Nowak</i>	

FAST THERMAL QUENCHING ON THE FERROELECTRIC AL:HFO ₂ THIN FILM WITH RECORD POLARIZATION DENSITY AND FLASH MEMORY APPLICATION.....	112
<i>Boncheol Ku, Seonjun Choi, Yunheub Song, Changhwan Choi</i>	
MULTI-PROBE CHARACTERIZATION OF FERROELECTRIC/DIELECTRIC INTERFACE BY C-V, P-V AND CONDUCTANCE METHODS	114
<i>Junkang Li, Yiming Qu, Mengwei Si, Xiao Lyu, Peide D. Ye</i>	
PROBING THE EVOLUTION OF ELECTRICALLY ACTIVE DEFECTS IN DOPED FERROELECTRIC HFO ₂ DURING WAKE-UP AND FATIGUE.....	116
<i>U. Celano, Y.-H. Chen, A. Minj, K. Banerjee, N. Ronchi, S. McMitchell, P. Van Marcke, P. Favia, T.-L. Wu, B. Kaczer, G. Van Den Bosch, J. Van Houdt, P. Van Der Heide</i>	
ATOMIC-SCALE IMAGING OF POLARIZATION SWITCHING IN AN (ANTI-)FERROELECTRIC MEMORY MATERIAL: ZIRCONIA (ZRO ₂)	118
<i>S. Lombardo, C. Nelson, K. Chae, S. Reyes-Lillo, M. Tian, N. Tasneem, Z. Wang, M. Hoffmann, D. Triyoso, S. Consiglio, K. Tapily, R. Clark, G. Leusink, K. Cho, A. Kummel, J. Kacher, A. Khan</i>	
<u>3D PACKAGING</u>	
LOW TEMPERATURE SOIC™ BONDING AND STACKING TECHNOLOGY FOR 12/16-HI HIGH BANDWIDTH MEMORY (HBM).....	120
<i>C. H. Tsai, Terry Ku, M. F. Chen, W. C. Chiou, C. T. Wang, Douglas Yu</i>	
3D HETEROGENEOUS PACKAGE INTEGRATION OF AIR/MAGNETIC CORE INDUCTOR: 89%-EFFI- CIENCY BUCK CONVERTER WITH BACKSIDE POWER DELIVERY NETWORK.....	122
<i>Xiao Sun, Hesheng Lin, Dimitrios Velenis, John Slabbekoorn, Giacomo Talmelli, Pieter Bex, Tom Sterken, Rudy Lauwereins, Christoph Adelman, Andy Miller, Geert Van Der Plas, Eric Beyne</i>	
BUMPLESS BUILD CUBE (BBCUBE): HIGH-PARALLELISM, HIGH-HEAT-DISSIPATION AND LOW-POWER STACKED MEMORY USING WAFER-LEVEL 3D INTEGRATION PROCESS.....	124
<i>Norio Chujo, Koji Sakui, Hiroyuki Ryoson, Shinji Sugatani, Tomoji Nakamura, Takayuki Ohba</i>	
EXANODE: COMBINED INTEGRATION OF CHIPLETS ON ACTIVE INTERPOSER WITH BARE DICE IN A MULTI-CHIP-MODULE FOR HETEROGENEOUS AND SCALABLE HIGH PERFORMANCE COMPUTE NODES	126
<i>P.-Y. Martinez, Y. Beilliard, M. Godard, D. Danovitch, D. Drouin, J. Charbonnier, P. Coudrain, A. Garnier, D. Lattard, P. Vivet, S. Cheramy, E. Guthmuller, C. Fuguet Tortolero, V. Mengue, J. Durupt, A. Philippe, D. Dutoit</i>	
IMMERSION IN MEMORY COMPUTE (IMMC) TECHNOLOGY	128
<i>C. T. Wang, W. L. Chang, C. Y. Chen, Douglas Yu</i>	
LOW TEMPERATURE CU/SIO ₂ HYBRID BONDING WITH METAL PASSIVATION.....	130
<i>Demin Liu, Po-Chi Chen, Chien-Kang Hsiung, Shin-Yi Huang, Yan-Pin Huang, Steven Verhaverbeke, Glen Mori, Kuan-Neng Chen</i>	

SEMICONDUCTING OXIDES FOR 3D INTEGRATION

- BEOL COMPATIBLE DUAL-GATE ULTRA THIN-BODY W-DOPED INDIUM-OXIDE TRANSISTOR WITH $I_{ON}=370\mu A/UM$, $SS = 73MV/DEC$ AND I_{ON}/I_{OFF} RATIO $> 4 \times 10^9$ 132
Wriddhi Chakraborty, Benjamin Grisafe, Huacheng Ye, Ian Lightcap, Kai Ni, Suman Datta
- SURROUNDING GATE VERTICAL-CHANNEL FET WITH GATE LENGTH OF 40 NM USING BEOL COMPATIBLE HIGH-THERMAL-TOLERANCE IN-AL-ZN OXIDE CHANNEL 134
Hirokazu Fujiwara, Yuta Sato, Nobuyoshi Saito, Tomomasa Ueda, Keiji Ikeda
- AMORPHOUS IGZO TFTS FEATURING EXTREMELY-SCALED CHANNEL THICKNESS AND 38 NM CHANNEL LENGTH: ACHIEVING RECORD HIGH $G_{M,MAX}$ OF $125 \mu S/\mu M$ AT VDS OF 1 V AND I_{ON} OF $350 \mu A/\mu M$ 136
Subhranu Samanta, Kaizhen Han, Chen Sun, Chengkuan Wang, Aaron Voon-Yew Thean, Xiao Gong

SI TECHNOLOGIES FOR 3D INTEGRATION

- FIRST MONOLITHIC INTEGRATION OF 3D COMPLEMENTARY FET (CFET) ON 300MM WAFERS 138
S. Subramanian, M. Hosseini, T. Chiarella, S. Sarkar, P. Schuddinck, B. T. Chan, D. Radisic, G. Mannaert, A. Hikavy, E. Rosseel, F. Sebaai, A. Peter, T. Hopf, P. Morin, S. Wang, K. Devriendt, D. Batuk, G. T. Martinez, A. Veloso, E. Dentoni Litta, S. Baudot, Y. K. Siew, X. Zhou, B. Briggs, E. Capogreco, J. Hung, R. Koret, A. Spessot, J. Ryckaert, S. Demuyneck, N. Horiguchi, J. Boemmels
- 3D SEQUENTIAL LOW TEMPERATURE TOP TIER DEVICES USING DOPANT ACTIVATION WITH EXCIMER LASER ANNEAL AND STRAINED SILICON AS PERFORMANCE BOOSTERS 140
A. Vandooren, Z. Wu, N. Parihar, J. Franco, B. Parvais, P. Matagne, H. Debruyne, G. Mannaert, K. Devriendt, L. Teugels, E. Vecchio, D. Radisic, E. Rosseel, A. Hikavy, B. T. Chan, N. Waldron, J. Mitard, G. Besnard, A. Alvarez, G. Gaudin, W. Schwarzenbach, I. Radu, B.-Y. Nguyen, K. Huet, T. Tabata, F. Mazzamuto, S. Demuyneck, J. Boemmels, N. Collaert, N. Horiguchi
- 28NM FDSOI CMOS TECHNOLOGY (FEOL AND BEOL) THERMAL STABILITY FOR 3D SEQUENTIAL INTEGRATION: YIELD AND RELIABILITY ANALYSIS 142
C. Cavalcante, C. Fenouillet-Beranger, P. Batude, X. Garros, X. Federspiel, J. Lacord, S. Kerdiles, A-S. Royet, P. Acosta-Alba, O. Rozeau, V. Barral, F. Arnaud, N. Planes, P-O. Sassoulas, E. Ghegin, R. Beneyton, M. Gregoire, O. Weber, C. Guerin, L. Arnaud, S. Moreau, R. Kies, G. Romano, N. Rambal, A. Magalhaes, G. Ghibaud, J-P. Colinge, M. Vinet, F. Andrieu
- FIRST DEMONSTRATION OF LOW TEMPERATURE ($=500^{\circ}C$) CMOS DEVICES FEATURING FUNCTIONAL RO AND SRAM BITCELLS TOWARD 3D VLSI INTEGRATION 144
C. Fenouillet-Beranger, L. Brunet, P. Batude, L. Brevard, X. Garros, T. Mota Frutuoso, M. Casse, J. Lugo, J. Lacord, D. Bosch, N. Bernard, A. Magalhaes-Lucas, M. Ribotta, B. Sklenard, F. Milesi, R. Kies, G. Romano, P. Acosta-Alba, S. Kerdilès, A. Tavernier, C. Vizioz, P. Besson, R. Gassilloud, J. Kanyandekwe, D. Cooper, V. Lapras, W-H. Kim, Y. Sasaki, S. Oh, P. Kang, S-W. Lee, H. Na, J. Arcamone, F. Andrieu

FLEXIBLE AND TRANSPARENT BEOL MONOLITHIC 3DIC TECHNOLOGY FOR HUMAN SKIN ADAPTABLE INTERNET OF THINGS CHIPS.....	146
<i>Ming-Hsuan Kao, Wei-Hsiang Chen, Po-Cheng Hou, Wen-Hsien Huang, Chang-Hong Shen, Jia-Min Shieh, Wen-Kuan Yeh</i>	

MEMORY — NAND/NOR/PCM

AN EXTREMELY SCALED HEMI-CYLINDRICAL (HC) 3D NAND DEVICE WITH LARGE VT MEMORY WINDOW (>10V) AND EXCELLENT 100K ENDURANCE.....	148
<i>Pei-Ying Du, Hang-Ting Lue, Teng-Hao Yeh, Tzu-Hsuan Hsu, Wei-Chen Chen, Chia-Tze Huang, Guan-Ru Lee, Min-Feng Hung, Chia-Jung Chiu, Keh-Chung Wang, Chih-Yuan Lu</i>	

AN APPROACH TO EMBEDDING TRADITIONAL NON-VOLATILE MEMORIES INTO A DEEP SUB-MICRON CMOS.....	150
<i>C. S. Lin, W. T. Huang, Allan Huang, Y. H. Yang, Y. L. Hsu, S. K. Yang, Jack Liu, H. W. Tseng, Jarclie Huang, B. Y. Chou, Kevin Huang, W. K. Chang, Daniel Chang, C. H. Chien, Harry Yeh, P. W. Liu, C. D. Hsieh, Harry Chuang, Alexander Kalnitsky</i>	

A VERTICAL 2T NOR (V2T) ARCHITECTURE TO ENABLE SCALING AND LOW-POWER SOLUTIONS FOR NOR FLASH TECHNOLOGY	152
<i>Hang-Ting Lue, Tzu-Hsuan Hsu, Teng-Hao Yeh, Wei-Chen Chen, Chieh Roger Lo, Chia-Tze Huang, Guan-Ru Lee, Chia-Jung Chiu, Keh-Chung Wang, Chih-Yuan Lu</i>	

UNDERSTANDING OF TUNABLE SELECTOR PERFORMANCE IN SI-GE-AS-SE OTS DEVICES BY EXTENDED PERCOLATION CLUSTER MODEL CONSIDERING OPERATION SCHEME AND MATERIAL DESIGN.....	154
<i>S. Kabuyanagi, D. Garbin, A. Fantini, S. Clima, R. Degraeve, G. L. Donadio, W. Devulder, R. Delhougne, D. Cellier, A. Cockburn, W. G. Kim, M. Pakala, M. Suzuki, L. Goux, G. S. Kar</i>	

A NO-VERIFICATION MULTI-LEVEL-CELL (MLC) OPERATION IN CROSS-POINT OTS-PCM : IBM/MACRONIX PHASE CHANGE MEMORY JOINT PROJECT	156
<i>N. Gong, W. Chien, Y. Chou, C. Yeh, N. Li, H. Cheng, C. Cheng, I. Kuo, C. Yang, R. Bruce, A. Ray, L. Gignac, Y. Lin, C. Miller, T. Perri, W. Kim, L. Buzi, H. Utomo, F. Carta, E. Lai, H. Ho, H. Lung, M. Brightsky</i>	

SI INCORPORATION INTO ASSEGE CHALCOGENIDES FOR HIGH THERMAL STABILITY, HIGH ENDURANCE AND EXTREMELY LOW V_{TH} DRIFT 3D STACKABLE CROSS-POINT MEMORY : IBM/MACRONIX PCRAM JOINT PROJECT	158
<i>H. Y. Cheng, I. T. Kuo, W. C. Chien, C. W. Yeh, Y. C. Chou, N. Gong, L. Gignac, C. H. Yang, C. W. Cheng, C. Lavoie, M. Hopstaken, R. L. Bruce, L. Buzi, E. K. Lai, F. Carta, A. Ray, M. H. Lee, H. Y. Ho, W. Kim, M. Brightsky, H. L. Lung</i>	

MEMORY — RRAM

A SiO_x , RRAM-BASED HARDWARE WITH SPIKE FREQUENCY ADAPTATION FOR POWER-SAVING CONTINUAL LEARNING IN CONVOLUTIONAL NEURAL NETWORKS.....	160
<i>I. Muñoz-Martin, S. Bianchi, E. Covi, G. Piccolboni, A. Bricalli, A. Regev, J. F. Nodin, E. Nowak, G. Molas, D. Ielmini</i>	

A VOLTAGE-MODE SENSING SCHEME WITH DIFFERENTIAL-ROW WEIGHT MAPPING FOR ENERGY-EFFICIENT RRAM-BASED IN-MEMORY COMPUTING	162
<i>Weier Wan, Rajkumar Kubendran, Bin Gao, Siddharth Josbi, Priyanka Raina, Huaqiang Wu, Gert Cauwenberghs, H.-S. Philip Wong</i>	

INDUSTRIALLY APPLICABLE READ DISTURB MODEL AND PERFORMANCE ON MEGA-BIT 28NM EMBEDDED MRAM	164
<i>Chang-Feng Yang, Chun-Yu Wu, Ming-Han Yang, Wayne Wang, Ming- Ta Yang, Ta-Chun Chien, Vincent Fan, Shih-Chi Tsai, Yung-Huei Lee, Wen- Ting Chu, Arthur Hung</i>	

MEMORY — STT MRAM

SCALABILITY OF QUAD INTERFACE P-MTJ FOR 1X NM STT-MRAM WITH 10 NS LOW POWER WRITE OPERATION, 10 YEARS RETENTION AND ENDURANCE >10 ¹¹	166
<i>S. Miura, K. Nishioka, H. Naganuma, T. V. A. Nguyen, H. Honjo, S. Ikeda, T. Watanabe, H. Inoue, M. Niwa, T. Tanigawa, Y. Noguchi, T. Yoshiduka, M. Yasuhira, T. Endoh</i>	

RELIABILITY DEMONSTRATION OF REFLOW QUALIFIED 22NM STT -MRAM FOR EMBEDDED MEMORY APPLICATIONS.....	168
<i>Chia-Yu Wang, Meng-Chun Shih, Chih-Hui Weng, Chia-Hsiang Chen, Chih-Yang Chang, Wayne Wang, Tien- Wei Chiang, Arthur Hung, Harry Chuang, William J. Gallagher</i>	

FAST SWITCHING OF STT-MRAM TO REALIZE HIGH SPEED APPLICATIONS.....	170
<i>T. Y. Lee, K. Yamane, J. Kwon, V. B. Naik, Y. Otani, D. Zeng, J. H. Lim, K. Sivabalan, C. Chiang, Y. Huang, S. H. Jang, L. Y. Hau, R. Chao, N. L. Chung, W. P. Neo, K. Khua, N. Thiyagarajah, T. Ling, L. C. Goh, J. Hwang, L. Zhang, R. Low, N. Balasankaran, F. Tan, J. Wong, C. S. Seet, J. W. Ting, S. Ong, Y. S. You, S. T. Woo, S. Y. Siah</i>	

A RELIABLE TDDDB LIFETIME PROJECTION MODEL VERIFIED USING 40MB STT- MRAM MACRO AT SUB-PPM FAILURE RATE TO REALIZE UNLIMITED ENDURANCE FOR CACHE APPLICATIONS	172
<i>V. B. Naik, K. Yamane, J. H. Lim, T. Y. Lee, J. Kwon, Behin Aein, N. L. Chung, L. Y. Hau, R. Chao, D. Zeng, Y. Otani, C. Chiang, Y. Huang, L. Pu, N. Thiyagarajah, S. H. Jang, W. P. Neo, H. Dixit, L. C. Goh, T. Ling, J. Hwang, J. W. Ting, L. Zhang, R. Low, N. Balasankaran, C. S. Seet, S. Ong, J. Wong, Y. S. You, S. T. Woo, S. Y. Siah</i>	

MRAM FUTURE — OPPORTUNITIES BEYOND STT

RECENT PROGRESSES IN STT-MRAM AND SOT-MRAM FOR NEXT GENERATION MRAM	174
<i>Tetsuo Endoh, Hiroaki Honjo, Koichi Nishioka, Shoji Ikeda</i>	

MAGNETIC RANDOM ACCESS MEMORIES (MRAM) BEYOND INFORMATION STORAGE	176
<i>R. C. Sousa, A. Chavent, V. Iurchuk, L. Vila, U. Ebels, B. Dleny, G. Di Pendina, G. Prenat, J. Langer, J. Wrona, I. L. Prejbeanu</i>	

CMOS COMPATIBLE PROCESS INTEGRATION OF SOT-MRAM WITH HEAVY-METAL BI-LAYER BOTTOM ELECTRODE AND 10NS FIELD-FREE SOT SWITCHING WITH STT ASSIST.....	178
<i>Noriyuki Sato, Gary A. Allen, William P. Benson, Benjamin Buford, Atreyee Chakraborty, Michael Christenson, Tanay A. Gosavi, Philip E. Heil, Nafees A. Kabir, Brian J. Krist, Kevin P. O'Brien, Kaan Oguz, Rohan R. Patil, James Pellegren, Angeline K. Smith, Emily S. Walker, Patrick J. Hentges, Matthew V. Metz, Mansi Seth, Bob Turkot, Christopher J. Wiegand, Hui Jae Yoo, Ian A. Young</i>	

DETERMINISTIC AND FIELD-FREE VOLTAGE-CONTROLLED MRAM FOR HIGH PERFORMANCE AND LOW POWER APPLICATIONS.....	180
<i>Y. C. Wu, W. Kim, K. Garello, F. Yasin, G. Jayakumar, S. Couet, R. Carpenter, S. Kundu, S. Rao, D. Crotti, J. Van Houdt, G. Groeseneken, G. S. Kar</i>	

NEW DEVICES AND APPLICATIONS

HAIR-LIKE NANOSTRUCTURE BASED ION DETECTOR BY 16NM FINFET TECHNOLOGY.....	182
<i>Chien-Ping Wang, Ying-Chun Shen, Kun-Lin Liou, Yu-Lun Chueh, Yue-Der Chih, Jonathan Chang, Jiaw-Ren Shih, Chrong Jung Lin, Ya-Chin King</i>	

INTERPRETABLE NEURAL NETWORK TO MODEL AND TO REDUCE SELF-HEATING OF FINFET CIRCUITRY.....	184
<i>Chia-Che Chung, Hsin-Cheng Lin, H. H. Lin, W. K. Wan, M.-T. Yang, C. W. Liu</i>	

ROBUST TRUE RANDOM NUMBER GENERATOR USING STOCHASTIC SHORT-TERM RECOVERY OF CHARGE TRAPPING FINFET FOR ADVANCED HARDWARE SECURITY.....	186
<i>Jianguo Yang, Qingting Ding, Tiancheng Gong, Qing Luo, Xiaoyong Xue, Zhaomeng Gao, Haoran Yu, Jie Yu, Xiaoxin Xu, Peng Yuan, Xiaoyan Li, Lu Tai, Steve S. Chung, Hangbing Lv, Ming Liu</i>	

A BIAS AND CORRELATION FREE TRUE RANDOM NUMBER GENERATOR BASED ON QUANTIZED OSCILLATOR PHASE UNDER SUB-HARMONIC INJECTION LOCKING.....	188
<i>Abhishek Khanna, Eslam Elmitwalli, Sourav Dutta, Shan Deng, Suman Datta, Selçuk Köse, Kai Ni</i>	

1.5X ENERGY-EFFICIENT AND 1.4X OPERATION-SPEED VIA-SWITCH FPGA WITH RAPID AND LOW-COST ASIC MIGRATION BY VIA-SWITCH COPY.....	190
<i>X. Bai, N. Banno, M. Miyamura, R. Nebashi, K. Okamoto, H. Numata, N. Iguchi, M. Hashimoto, T. Sugibayashi, T. Sakamoto, M. Tada</i>	

PROPOSAL AND EXPERIMENTAL DEMONSTRATION OF RESERVOIR COMPUTING USING $\text{HF}_{0.5}\text{ZR}_{0.5}\text{O}_2/\text{SI}$ FEFETS FOR NEUROMORPHIC APPLICATIONS.....	192
<i>E. Nako, K. Toprasertpong, R. Nakane, Z. Wang, Y. Miyatake, M. Takenaka, S. Takagi</i>	

HIGH ON-CURRENT 2D NFET OF $390 \mu\text{A}/\mu\text{M}$ AT $V_{\text{DS}}=1\text{V}$ USING MONOLAYER CVD MOS_2 WITHOUT INTENTIONAL DOPING.....	194
<i>Ang-Sheng Chou, Pin-Chun Shen, Chao-Ching Cheng, Li-Syuan Lu, Wei-Chen Chueh, Ming-Yang Li, Gregory Pitner, Wen-Hao Chang, Chih-I Wu, Jing Kong, Lain-Jong Li, H.-S. Philip Wong</i>	

ULTRAHIGH RESPONSIVITY AND TUNABLE PHOTOGAIN BEOL COMPATIBLE MOS_2 PHOTOTRANSISTOR ARRAY FOR MONOLITHIC 3D IMAGE SENSOR WITH BLOCK-LEVEL SENSING CIRCUITS.....	196
<i>Chih-Chao Yang, Ping-Yi Hsieh, Po-Han Chen, Tung-Ying Hsieh, Po-Tsang Huang, Yu-Ting Lin, Chang-Hong Shen, Jia-Min Shieh, Da-Chiang Chang, Wen-Kuan Yeh, Meng-Chyi Wu, Yi-Hsien Lee</i>	

GAN PMIC OPPORTUNITIES: CHARACTERIZATION OF ANALOG AND DIGITAL BUILDING BLOCKS IN A 650V GAN-ON-SI PLATFORM.....	198
<i>W. L. Jiang, M. S. Zaman, S. K. Murray, H. De Vleeschouwer, J. Roig, P. Moens, O. Trescases</i>	

QUANTUM COMPUTING

VARIABILITY EVALUATION OF 28NM FD-SOI TECHNOLOGY AT CRYOGENIC TEMPERATURES DOWN TO 100MK FOR QUANTUM COMPUTING	200
<i>B. Cardoso Paz, L. Le Guevel, M. Cassé, G. Billiot, G. Pillonnet, A. G. M. Jansen, R. Maurand, S. Haendler, A. Juge, E. Vincent, P. Galy, G. Ghibaudo, M. Vinet, S. De Franceschi, T. Meunier, F. Gaillard</i>	

TOWARD LONG-COHERENCE-TIME SI SPIN QUBIT: THE ORIGIN OF LOW-FREQUENCY NOISE IN CRYO-CMOS.....	202
<i>H. Oka, T. Matsukawa, K. Kato, S. Izuka, W. Mizubayashi, K. Endo, T. Yasuda, T. Mori</i>	

Author Index