

2020 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT 2020)

**Frascati, Italy
19 – 21 October 2020**



**IEEE Catalog Number: CFP20078-POD
ISBN: 978-1-7281-9458-5**

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP20078-POD
ISBN (Print-On-Demand):	978-1-7281-9458-5
ISBN (Online):	978-1-7281-9457-8
ISSN:	1550-5774

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

A MULTIPLE TARGET TEST GENERATION METHOD FOR GATE-EXHAUSTIVE FAULTS TO REDUCE THE NUMBER OF TEST PATTERNS USING PARTIAL MAXSAT	1
<i>Ryuki Asami, Toshinori Hosokawa, Masayoshi Yoshimura, Masayuki Arai</i>	
A NOVEL NETWORK-ON-CHIP SECURITY ALGORITHM FOR TOLERATING BYZANTINE FAULTS	7
<i>Soultana Ellinidou, Gaurav Sharma, Olivier Markowitch, Guy Gogniat, Jean-Michel Dricot</i>	
A PIPELINED MULTI-LEVEL FAULT INJECTOR FOR DEEP NEURAL NETWORKS	13
<i>Annachiara Ruospo, Angelo Balaara, Alberto Bosio, Ernesto Sanchez</i>	
CLOCK GLITCH VERSUS SIFA	19
<i>Aein Rezaei Shahmirzadi, Amir Moradi</i>	
EFFICIENT LDPC ENCODER DESIGNS FOR MAGNETIC RECORDING MEDIA.....	25
<i>Dimitris Theodoropoulos, Nektarios Kranitis, Antonis Tsigkanos, Antonios Paschalis</i>	
EVM MEASUREMENT OF RF ZIGBEE TRANSCEIVERS USING STANDARD DIGITAL ATE	31
<i>T. Vayssade, F. Azais, L. Latorre, F. Lefevre</i>	
FAULT RESILIENCE ANALYSIS OF A RISC-V MICROPROCESSOR DESIGN THROUGH A DEDICATED UVM ENVIRONMENT	37
<i>Marcello Barbirotta, Antonio Mastrandrea, Francesco Menichelli, Francesco Vigli, Luigi Blasi, Abdallah Cheikh, Stefano Sordillo, Fabio Di Gennaro, Mauro Olivieri</i>	
HARDWARE ACCELERATOR DESIGN WITH SUPERVISED MACHINE LEARNING FOR SOLAR PARTICLE EVENT PREDICTION	43
<i>J. Chen, T. Lange, M. Andjelkovic, A. Simevski, M. Krstic</i>	
INVESTIGATING THE IMPACT OF RADIATION-INDUCED SOFT ERRORS ON THE RELIABILITY OF APPROXIMATE COMPUTING SYSTEMS	49
<i>Lucas Matana Luza, Daniel Söderström, Georgios Tsiligiannis, Helmut Puchner, Carlo Cazzaniga, Ernesto Sanchez, Alberto Bosio, Luigi Dilillo</i>	
LIGHTWEIGHT FAULT DETECTION AND MANAGEMENT FOR IMAGE RESTORATION.....	55
<i>Cristiana Bolchini, Luca Cassano, Antonio Miele, Matteo Biasielli</i>	
MARKOV CHAIN-BASED MODELING AND ANALYSIS OF CHECKPOINTING WITH ROLLBACK RECOVERY FOR EFFICIENT DSE IN SOFT REAL-TIME SYSTEMS	61
<i>Siva Satyendra Sahoo, Bharadwaj Veeravalli, Akash Kumar</i>	
ON THE ANALYSIS OF REAL-TIME OPERATING SYSTEM RELIABILITY IN EMBEDDED SYSTEMS	67
<i>Dario Mamone, Alberto Bosio, Alessandro Savino, Said Hamdioui, Maurizio Rebaudengo</i>	
ON-BOARD SATELLITE TELEMETRY FORECASTING WITH RNN ON RISC-V BASED MULTICORE PROCESSOR.....	73
<i>Danilo Cappellone, Stefano Di Mascio, Gianluca Furano, Alessandra Menicucci, Marco Ottavi</i>	

POWER-AWARE TEST SCHEDULING FOR IEEE 1687 NETWORKS WITH MULTIPLE POWER DOMAINS	79
<i>Payam Habiby, Sebastian Huhn, Rolf Drechsler</i>	
RADIATION HARDENING LEGALISATION SATISFYING TMR SPACING CONSTRAINTS WITH RESPECT TO HPWL	85
<i>Christos Georgakidis, Christos Sotiriou</i>	
RELIABILITY EVALUATION OF PRUNED NEURAL NETWORKS AGAINST ERRORS ON PARAMETERS	91
<i>Zhen Gao, Xiaohui Wei, Han Zhang, Wenshuo Li, Guangjun Ge, Yu Wang, Pedro Reviriego</i>	
SENSING WITH MEMRISTIVE COMPLEMENTARY RESISTIVE SWITCH: MODELLING AND SIMULATIONS	97
<i>Vishal Gupta, Danilo Pellegrini, Saurabh Khandelwal, Abusaleh Jabir, Shahar Kvatinsky, Eugenio Martinelli, Corrado Di Natale, Marco Ottavi</i>	
VALIDATION CHALLENGES IN RECENT TRENDS OF POWER MANAGEMENT IN MICROPROCESSORS	103
<i>Nagabhushan Reddy, Sankaran Menon, Prashant D. Joshi</i>	
VARIATION-AWARE TEST FOR LOGIC INTERCONNECTS USING NEURAL NETWORKS – A CASE STUDY	109
<i>Alexander Sprenger, Somayeh Sadeghi-Kohan, Jan Dennis Reimer, Sybille Hellebrand</i>	
YOU CAN DETECT BUT YOU CANNOT HIDE: FAULT ASSISTED SIDE CHANNEL ANALYSIS ON PROTECTED SOFTWARE-BASED BLOCK CIPHERS	115
<i>Athanasios Papadimitriou, Konstantinos Nomikos, Mihalis Psarakis, Ehsan Aerabi, David Hely</i>	
2D ERROR CORRECTION FOR F/F BASED ARRAYS USING IN-SITU REAL-TIME ERROR DETECTION (RTD)	121
<i>Yiannakis Sazeides, Arkady Brannik, Ron Gabor, Chrysostomos Nicopoulos, Ramon Canal, Dimitris Konstantinou, Giorgos Dimitrakopoulos</i>	
A LIGHTWEIGHT RECONFIGURABLE RRAM-BASED PUF FOR HIGHLY SECURE APPLICATIONS	125
<i>Basma Hajri, Mohammad M. Mansour, Ali Chehab, Hassen Aziza</i>	
A MODELLING ATTACK RESISTANT LOW OVERHEAD MEMRISTIVE PHYSICAL UNCLONABLE FUNCTION	129
<i>Xiaohan Yang, Saurabh Khandelwal, Aiqi Jiang, Abusaleh Jabir</i>	
AN EMULATION PLATFORM FOR EVALUATING THE RELIABILITY OF DEEP NEURAL NETWORKS	133
<i>Corrado De Sio, Sarah Azimi, Luca Sterpone</i>	
EVALUATING DATA ENCRYPTION EFFECTS ON THE RESILIENCE OF AN ARTIFICIAL NEURAL NETWORK	137
<i>Riccardo Cantoro, Nikolaos I. Deligiannis, Matteo Sonza Reorda, Marcello Traiola, Emanuele Valea</i>	
IMPACT OF LAYERS SELECTIVE APPROXIMATION ON CNNs RELIABILITY AND PERFORMANCE	141
<i>Rubens Luiz Rech Junior, Paolo Rech</i>	

IMPROVING A TEST SET TO COVER TEST HOLES BY DETECTING GATE-EXHAUSTIVE FAULTS	145
<i>Irith Pomeranz</i>	
OBSERVABILITY DRIVEN PATH GENERATION FOR DELAY TEST COVERAGE IMPROVEMENT IN SCAN LIMITED CIRCUITS.....	149
<i>Avijit Chakraborty, D. M. H. Walker</i>	
REDUCING DFT HARDWARE OVERHEAD BY USE OF A TEST MICROPROGRAM IN A MICROPROGRAMMED HARDWARE ACCELERATOR.....	153
<i>Maryam Rajabalipanah, Seyedeh Maryam Ghasemi, Nooshin Nosrati, Katayoon Basharkhah, Saba Yousefzadeh, Zainalabedin Navabi</i>	
RELIABLE CLASSIFICATION WITH ENSEMBLE CONVOLUTIONAL NEURAL NETWORKS	157
<i>Zhen Gao, Han Zhang, Xiaohui Wei, Tong Yan, Kangkang Guo, Wenshuo Li, Yu Wang, Pedro Reviriego</i>	
RESISTIVE RAM SET AND RESET SWITCHING VOLTAGE EVALUATION AS AN ENTROPY SOURCE FOR RANDOM NUMBER GENERATION	161
<i>Hussein Bazzi, Jeremy Postel-Pellerin, Hassen Aziza, Mathieu Moreau, Adnan Harb</i>	
SOFTWARE-ONLY BASED DIVERSE REDUNDANCY FOR ASIL-D AUTOMOTIVE APPLICATIONS ON EMBEDDED HPC PLATFORMS.....	165
<i>Sergi Alcaide, Leonidas Kosmidis, Carles Hernandez, Jaume Abella</i>	
USING DIGITAL IMAGERS TO CHARACTERIZE THE DEPENDENCE OF ENERGY AND AREA DISTRIBUTIONS OF SEUS ON ELEVATION	169
<i>Glenn H. Chapman, Rohan Thomas, Klinsmann J. Coelho Silva Meneses, Ruoyi Zhao, Israel Koren, Zahava Koren</i>	
LATEST TRENDS IN HARDWARE SECURITY AND PRIVACY	173
<i>Giorgio Di Natale, Francesco Regazzoni, Vincent Albanese, Frank Lhermet, Yann Loisel, Abderrahmane Sensaoui, Samuel Pagliarini</i>	
AI IN SPACE: APPLICATIONS EXAMPLES AND CHALLENGES	177
<i>Gianluca Furano, Antonis Tavoularis, Marco Rovatti</i>	

Author Index