2020 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2020)

Singapore 20 – 25 September 2020



IEEE Catalog Number: ISBN:

CFP20COD-POD 978-1-7281-9199-7

Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP20COD-POD

 ISBN (Print-On-Demand):
 978-1-7281-9199-7

 ISBN (Online):
 978-1-7281-9198-0

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



TABLE OF CONTENTS

FORMAL VERIFICATION OF GCSE IN THE SCHEDULING OF HIGH-LEVEL SYNTHESIS: WORK-IN-PROGRESS	1
A NEW HARDWARE TROJAN DESIGN: DISTINGUISHING BETWEEN TRIGGER INPUTS AND FUNCTIONAL INPUTS IS DIFFICULT: WORK-IN-PROGRESS	3
WIDERFRAME: AN AUTOMATIC CUSTOMIZATION FRAMEWORK FOR BUILDING CNN ACCELERATORS ON FPGAS: WORK-IN-PROGRESS	5
REPAIR: A STRATEGY FOR REDUCING PEAK TEMPERATURE WHILE MAXIMISING ACCURACY OF APPROXIMATE REAL-TIME COMPUTING: WORK-IN-PROGRESS	8
AN ENERGY-AWARE SPIKING NEURAL NETWORK HARDWARE MAPPING BASED ON PARTICLE SWARM OPTIMIZATION AND GENETIC ALGORITHM	11
GRAPHPAGE: RDF GRAPH IN SSD PAGES: WORK-IN-PROGRESS	14
ACCELERATING QUERIES OF MONGODB BY AN FPGA-BASED STORAGE ENGINE: WORK-IN-PROGRESS	16
LAYERING THE MONITORING ACTION FOR IMPROVED FLEXIBILITY AND OVERHEAD CONTROL: WORK-IN-PROGRESS	18
ATTENTION-BASED SECURE FEATURE EXTRACTION IN NEAR SENSOR PROCESSING: WORK-IN-PROGRESS	21
Pankaj Bhowmik, Md Jubaer Hossain Pantho, Sujan Kumar Saha, Christophe Bobda TECHNIQUES FOR DESIGN ANALYSIS AND MODIFICATION BASED ON ASAP MODEL: WORK-IN-PROGRESS	24
META-CHAIN: USER-AWARE CROSS-LAYER SPACE ALLOCATION STRATEGY FOR BLOCKCHAIN STORAGE SYSTEMS: WORK-IN-PROGRESS	27
MODEL STEALING DEFENSE WITH HYBRID FUZZY MODELS: WORK-IN-PROGRESS	30
HEATMAP-AWARE LOW-COST DESIGN TO RESIST ADVERSARIAL ATTACKS: WORK-IN-PROGRESS	32

A FAST DESIGN SPACE EXPLORATION FRAMEWORK FOR THE DEEP LEARNING ACCELERATORS: WORK-IN-PROGRESS	34
Alessio Colucci, Alberto Marchisio, Beatrice Bussolino, Voitech Mrazek, Maurizio Martina, Guido Masera, Muhammad Shafique	
WORK-IN-PROGRESS: ENABLING EDGE-BASED SELF-NAVIGATION IN EARTHQUAKE-STRUCK ZONESRyan Zelek, Vignesh K. Venkateshwar, Sai K. Duggineni, Renu Dighe, Hyeran Jeon	37
AN ESL METHODOLOGY FOR HW/SW CO-DESIGN OF MONITORABLE EMBEDDED SYSTEMS: THE "DESIGN FOR MONITORABILITY" PROJECT - WORK-IN-PROGRESS	40

Author Index