

2020 International Workshop on Rapid System Prototyping (RSP 2020)

**Hamburg, Germany
24 – 25 September 2020**



IEEE Catalog Number: CFP20047-POD
ISBN: 978-1-7281-8467-8

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***** *This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP20047-POD
ISBN (Print-On-Demand):	978-1-7281-8467-8
ISBN (Online):	978-1-7281-8466-1
ISSN:	2150-5500

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

Table of Contents

Conference Committees	ii
<hr/>	
Keynote	
Quantizing neural networks for ultra-low-precision computation	N/A
<i>Sungjoo Yoo, Seoul National University</i>	
<hr/>	
Session 1	
Hardware-in-the-loop simulation with dynamic partial FPGA reconfiguration applied to computer vision in ROS-based UAV	1
<i>Erwan Moreac, El Mehdi Abdali, Francois Berry, Dominique Heller and Jean-Philippe Diguet</i>	
Advanced Debugging Architecture for Smart Inertial Sensors using Sensor-in-the-Loop	8
<i>Daniel Gis, Nils Büscher and Christian Haubelt</i>	
A combined fast/cycle accurate simulation tool for reconfigurable accelerator evaluation: application to distributed data management	15
<i>Erwan Lenormand, Thierry Goubier, Loïc Cudennec and Henri-Pierre Charles</i>	
<hr/>	
Session 2	
Mathematic models based on multiple-criteria decision analysis for tuning industrial CNN in an FPGA computing cluster	22
<i>Chen Wu, Virginie Fresse, Benoit Suffran and Hubert Konik</i>	
Fast MPSoC Prototyping of a Reconfigurable DU Downlink Transmission Chain for 5G New Radio	29
<i>José Domingues, Fábio Coutinho, Samuel Pereira, Pedro Marques, Hugerles Silva and Arnaldo Oliveira</i>	
FPGA based design and prototyping of efficient 5G QC-LDPC channel decoding	36
<i>Jeremy Nadal and Amer Baghdadi</i>	
<hr/>	
Session 3	
(System)Verilog to Chisel Translation for Faster Hardware Design	43
<i>Jean Bruant, Pierre-Henri Horrein, Olivier Muller, Tristan Groléat and Frédéric Pétrot</i>	
NestedNet: A Container-based Prototyping Tool for Hierarchical Software Defined Networks	50
<i>Xuzhi Zhang, Narendra Prabhu and Russell Tessier</i>	
Desired Footprint by Technology Mapping Modification using a Genetic Algorithm in Odin II	57
<i>Seyed Alireza Damghani, Jean-Philippe Legault and Kenneth B. Kent</i>	
Author Index	64