## 2020 14th IEEE/ACM International Symposium on Networks-on-Chip (NOCS 2020)

Hamburg, Germany 24 – 25 September 2020



IEEE Catalog Number: CFP20NOC-POD ISBN: 978-1-7281-8848-5

## Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP20NOC-POD

 ISBN (Print-On-Demand):
 978-1-7281-8848-5

 ISBN (Online):
 978-1-7281-8847-8

ISSN: 2474-3720

#### Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA

Phone: (845) 758-0400 Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



# 14th IEEE/ACM International Symposium on Networks-on-Chip

#### **Table of Contents**

#### Front Matter

Message from Chairs
Conference Committee

## **Keynote Talks**

#### **Keynote 1**

Network Congestion: Analysis and Effective Solutions for Datacenters...1
Jose Duato (Universitat Politècnica de València)

#### **Keynote 2**

<u>Domain-Specific Networks for Machine Learning...2</u> <u>Dennis Abts (Groq)</u>

### **Regular Paper Sessions**

#### **Session A: Architecture & RDMA**

<u>In-Network Memory Access Ordering for Heterogeneous Multicore Systems (Long paper)...3</u> <u>Jieming Yin, Antonia Zhai [Best Paper Award Nominee]</u>

Bufferless NoCs with Scheduled Deflection Routing (Short paper)...11 Chen Chen, Zirui Tao and Joshua San Miguel

Combinatorics and Geometry of Memory Access Structures for the Many-ported, Distributed and Shared Memory Architecture (Short paper)...17

Hao Luan and Alan Gatherer

PART: Pinning Avoidance in RDMA Technologies (Long paper)...23

Antonis Psistakis, Nikolaos Chrysos, Fabien Chaix, Marios Asiminakis, Michalis Gianioudis, Pantelis Xirouchakis, Vassilis Papaefstathiou and Manolis Katevenis

#### **Session B: Multicast & Security**

<u>An Efficient Multicast Router using Shared-Buffer with Packet Merging for Dataflow Architecture</u> (<u>Long paper</u>)...31

Yi Li, Meng Wu, Xiaochun Ye, Wenming Li and Dongrui Fan

SecONet: A Security Framework for a Photonic Network-on-Chip (Long paper)...39
Janibul Bashir, Chandran Goodchild and Smruti R. Sarangi [Best Paper Award Nominee]

SECTAR: Secure NoC using Trojan Aware Routing (Long paper)...47

Manju R, Abhijit Das, John Jose and Prabhat Mishra

#### **Session C: Technology in Communication**

PROTEUS: Rule-Based Self-Adaptation in Photonic NoCs for Loss-Aware Co-Management of Laser Power and Performance (Long paper)...55

Sairam Sri Vatsavai, Venkata Sai Praneeth Karempudi and Ishan Thakkar

<u>Improving Inference Latency and Energy of DNNs through Wireless Enabled Multi Chip-Module-based</u> Architectures and Model Parameters Compression (Short paper)...63

Maurizio Palesi, Giuseppe Ascia, Davide Patti, Salvatore Monteleone, Vincenzo Catania and Andrea Mineo

## **Special Session & Invited Talks**

# Special Session: Unlock the NoC: Transforming NoC Research with Physical Design Awareness

Organizers: Chris Batten (Cornell) and Michael Taylor (University of Washington)

Ruche Networks: Wire-Maximal, No-Fuss NoCs...69

Dai Cheol Jung, Scott Davidson, Chun Zhao, Dustin Richmond and Michael Bedford Taylor

Implementing Low-Diameter On-Chip Networks Using a Tiled Physical Design Methodology...77 Yanghui Ou, Shady Agwa, Christopher Batten

NoC Symbiosis...85

Daniel Petrisko, Chun Zhao, Scott Davidson, Paul Gao, Dustin Richmond and Michael Bedford Taylor

#### **Invited Talk**

Accelerating the Network for Deep Learning at Scale...93 Benjamin Klenk (NVIDIA)

The Wafer Scale Interconnect in the Wafer Scale Engine...94

Robert Hesse (Cerebras)