

2020 13th International Workshop on Network on Chip Architectures (NoCArc 2020)

**Athens, Greece
18 October 2020**



**IEEE Catalog Number: CFP2021I-POD
ISBN: 978-1-7281-8459-3**

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP2021I-POD
ISBN (Print-On-Demand):	978-1-7281-8459-3
ISBN (Online):	978-1-7281-9151-5

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Message from the Chairs

Sergi Abadal, Salvatore Monteleone, and Amlan Ganguly
*Universitat Politècnica de Catalunya, Spain; CY Cergy Paris Université, ENSEA, CNRS, France;
Rochester Institute of Technology, NY, US*

Organizing Committee

Technical Program Committee

Steering Committee

Keynote talk 1: How to Evaluate Efficient Deep Neural Network Approaches Vivienne Sze <i>Massachusetts Institute of Technology, US</i>	1
Keynote talk 2: Architecting Chiplet-based Systems Natalie Enright Jerger <i>University of Toronto, Canada</i>	3
Run-time Reconfiguration of NoC in Xilinx ACAP Architecture Aman Gupta, Sagheer Ahmed, Abhishek Kumar Jain, Ygal Arbel, Abbas Morshed, David Schultz <i>Xilinx Inc., San Jose, California, United States</i>	5
Predicting Local Congestion at Fine-grain Levels in Networks-on-Chip Using Spiking Neural Networks Aqib Javed, Jim Harkin, Liam McDaid and Junxiu Liu <i>School of Computing, Engineering and Intelligent Systems, Ulster University, United Kingdom</i>	11
Min/max time limits and energy penalty of communication scheduling in ring-based ONoC Joel Ortiz Sosa, Cedric Killian, Hamza Ben Ammar, Daniel Chillet <i>Univ Rennes, France; La Rochelle University, France</i>	17
High-Throughput Synthesizable Synchronization FIFOs for Mixed-Timing NoCs Ameer M.S. Abdelhadi <i>University of Toronto, Canada</i>	23
Evaluation of Performance in AUTOSAR Micro-ECUs using dedicated System Cores on a Multi-Core Processor Moisés Urbina and Roman Obermaisser <i>University of Siegen, Germany</i>	29
Panel: Unconventional computing and what it means for the future of interconnects Marc Riedel, <i>University of Minnesota</i> — [DNA Computing] Sudeep Pasricha, <i>Colorado State University</i> — [Photonic Computing and Interconnects] Abu Sebastian, <i>IBM Zurich</i> — [Processing in Memory] Rajeev Balasubramonian, <i>University of Utah</i> — [Accelerators] Masoud Babaie, <i>TU Delft</i> — [Quantum Computing] Baris Taskin, <i>Drexel University</i> — [Wireless Interconnects]	35
Author Index	36