

2020 42nd Annual EOS/ESD Symposium (EOS/ESD 2020)

**Reno, Nevada, USA
13 – 18 September 2020**



**IEEE Catalog Number: CFP20413-POD
ISBN: 978-1-7281-9462-2**

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP20413-POD
ISBN (Print-On-Demand):	978-1-7281-9462-2
ISBN (Online):	978-1-7281-9461-5
ISSN:	0739-5159

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

TABLE OF CONTENTS

1A: Advanced CMOS EOS/ESD and Latch-up

Co-Moderators: Scott Ruth, AMD; Markus Mergens, QPX

1A.1 Latchup Test Structure Optimization in Advanced CMOS Technologies.....1

Collin Reiman, Nathan Jack, Intel Corporation

1A.2 ESD Protection Diodes in Sub-5nm Gate-All-Around Nanosheet Technologies.....9

Shih-Hung Chen, Anabela Veloso, Hans Mertens, Geert Hellings, Marko Simicic, Wen-Chieh Chen, Wei-Min Wu, Kateryna Serbulova, Dimitri Linten, Naoto Horiguchi, imec

1A.3 Analytical Model and Verification Algorithm to Prevent Injection Induced Latchup Failures.....17

David Marreiro, Slavica Malobabic, Vladislav Vashchenko, Maxim Integrated Corp.

1A.4 Increased Latch-up Susceptibility of ICs using Reverse Body Bias.....23

Sandeep Vora, Elyse Rosenbaum, University of Illinois at Urbana Champaign; Michael Stockinger, NXP Semiconductors

1B: Device Testing: Testers, Methods and Correlation Issues I

Moderator: Brett Carn, Intel Corporation

1B.1 Impact of Alternative CDM Methods on HV ESD Protections Behavior.....33

Leonardo Di Biccari, Andrea Boroni, Alessandro Castelnovo, Lucia Zullino, Lorenzo Cerati, Antonio Andreini, STMicroelectronics; Heinrich Wolf, Johannes Weber, Fraunhofer EMFT

1B.2 Optimization of Wafer-Level Low-Impedance Contact CDM Testers.....43

Marko Simicic, Shih-Hung Chen, imec; Wei-Min Wu, imec, KU Leuven, National Chiao Tung University; Nathan Jack, Intel Corp.; Shinichi Tamura, Yohei Shimada, Masanori Sawada, Hanwa Electronic Ind.

1B.3 Charged Device Model (CDM) and Capacitive Coupled Transmission Line Pulsing (CC-TLP) Stress Severity Study on RF IC's.....49

Dolphin Abessolo-Bidzo, Victoria Kiriliouk, Sheela Verwoerd, NXP Semiconductors; Johannes Weber, Heinrich Wolf, Ellen Jirutková, Fraunhofer EMFT

1B.4 A Relay Discharged FI-CDM Method for Improved Repeatability.....58

Matthew Drallmeier, Wei Huang, ESD EMC Technology LLC; David Pommerenke, Graz University of Technology

2A: Numerical Modeling and Electronic Design Automation I

Moderator: Gernot Langguth, Infineon Technologies

2A.1 Addressing Latch-up Verification Challenges of 2.5D/3D Technologies.....67

Dina Medhat, Ain Shames University, Mentor, a Siemens Business; Mohamed Dessouky, DiaaEldin Khalil, Ain Shames University

2A.2 Empirical ESD Modeling of Multi-Gate ESD Transistors.....74

Efraim Aharoni, Avi Parvin, TOWERJAZZ

2B: Device Testing: Testers, Methods and Correlation Issues II

Moderator: Robert Gauthier, GLOBALFOUNDRIES

2B.1 Pitfalls for Transient Analysis with VF-TLP.....84

Theo Smedes, Sander Sluiter, Paul Cappon, NXP Semiconductors; Mart Coenen, EMC MCC

2B.2 Transmission Line Pulse (TLP) Statistical Characterization Approach.....92

L. Merlo, L. Di Biccari, A. Castelnovo, L. Cerati, A. Boroni, A. Martino, A. Andreini, STMicroelectronics

3A: Numerical Modeling and Electronic Design Automation II

Moderator: Gernot Langguth, Infineon Technologies

3A.1 Novel ESD Compact Modeling Methodology Using Machine Learning Techniques.....101

Wei Liang, Xuejiao Yang, Alain Loiseau, Souvick Mitra, Robert Gauthier Jr., GLOBALFOUNDRIES

3A.2 Efficient ESD Generator Modeling Using Reinforcement Learning.....108

Akhilesh Kumar, En-Cih Yang, Ming-Chih Shih, Ying-Shiun Li, Wen-Tze Chuang, Norman Chang, ANSYS, Inc

3B: Device Testing: Testers, Methods and Correlation Issues III

Moderator: Robert Gauthier, GLOBALFOUNDRIES

3B.1 An Experimentally Verified Methodology for Calculating Coaxial Cable Loss Effects on CDM Waveforms.....116

Peyman Ensaf, Intel Corp.; Timothy J. Maloney, Center for Analytical Insights

3B.2 Ultrafast RVS as an Efficient Method to Measure Oxide Breakdown in the EOS and ESD Time Domain.....124

Simon Van Beek, Marko Simicic, Jacopo Franco, Shih-Hung Chen, Dimitri Linten, imec

3B.3 Cable Discharge Event Simulation and Measurement Methods.....132

Pasi Tamminen, EDR&Medeso

4A: EOS/ESD Failure Analysis, Troubleshooting, and Case Studies II

Moderator: Alain Loiseau, GLOBALFOUNDRIES

4A.1 Balancing the Tradeoff Between Performance and Mis-Trigger Immunity in Active Feedback-Based High Voltage Tolerant Power Clamps.....139

Alex Ayling, Elyse Rosenbaum, University of Illinois at Urbana-Champaign; Javier Salcedo, Srivatsan Parthasarathy, Jean-Jacques Hajjar, Analog Devices, Inc.

4A.2 Open-Relay Tester Capacitance Parasitic Induced Product Level HBM Failure with ESD Proven IP in FinFET Technology.....149

Tao-Yi Hung, Li-Wei Chu, Paul Lee, Wei-Chao Chang, Ming-Fu Tsai, Wun-Jie Lin, Jam-Wem Lee, Chris Wang, Kuo-Ji Chen, Taiwan Semiconductor Manufacturing Company

5A: Numerical Modeling and Electronic Design Automation III

Moderator: Michael Khazhinsky, Silicon Labs

5A.1 A Physical Finite Difference Model of a Forward Biased Diode Using SPICE.....154

Steffen Holland, Nexperia Germany GmbH

5A.2 3D TCAD Studies of Snapback Driven Failure in Punchthrough TVS Diodes Under System Level ESD Stress Conditions.....164

Jhnanesh Somayaji B, Monishmurali M, Ajay Singh, N Kranthi K, Mayank Shrivastava, Indian Institute of Science

6A: Published Posters

Moderator: Gianluca Boselli, Texas Instruments

6A.1 Physics of Dynamic Current Filament Spreading in Silicon Controlled Rectifiers Under ESD Stress.....173

Om kesharwani, Kranthi N.K, Mayank Shrivastava, Indian Institute of Science

6A.2 Study of Inter-Power Domain Failures During a CDM Event.....178

Chloé Troussier, STMicroelectronics, University Grenoble Alpes; Johan Bourgeat, Jean Jimenez, Blaise Jacquier, STMicroelectronics; Emmanuel Simeu, Jean-Daniel Arnould, University Grenoble Alpes

6A.3 Race Conditions Among Protection Devices for a High Speed I/O Interface.....183

Jianchi Zhou, Javad Meiguni, Yang Xu, Giorgi Maghlakelidze, Daryl Beetner, Missouri University of Science and Technology; Sergej Bub, Steffen Holland, Guido Notermans, Nexperia Germany; David Pommerenke, Graz University of Technology

6A.4 Understanding ESD Characteristics of GGNMOS in Bulk FinFET Technology.....189

Wen-Chieh Chen, Katholieke Univeriteit Leuven, imec; Shih-Hung Chen, Geert Hellings, Thomas Chiarella, Jie Chen, Sujith Subramanian, Yong Kong Siew, Dimitri Linten, imec; Guido Groeseneken, Katholieke Univeriteit Leuven

6A.5 Slow Turn Off Optimization of CMOS ESD NAND Clamp Design to Eliminate Fly-Back Damage During Unlatch.....194

Divya Acharya, Nathaniel Peachey, Stephen Franck, Emilio Ruiz-Linares, Jian Liu, Qorvo

6A.6 ESD Characterization and Modeling of Cascoded, Silicided FETs in a 22nm FDSOI Technology.....199

Alain Loiseau, Xuejiao Yang, Anindya Nath, Souvick Mitra, John Forguites, Mike Fortney, GLOBALFOUNDRIES

8A: System Level EOS/ESD/EMC

Moderator: Pasi Tamminen, EDR&Medesco

INV RCJ - Clarification and Countermeasures of Electrostatic Discharge (ESD) in High-Pressure Spray Cleaning During Flat Panel Display Manufacturing.....204

Yoshiyuki Seike, Yasuaki Fukuoka, Tatsuo Mori, Aichi Institute of Technology; Taishi Segawa, Yoshinori Kobayashi, Keiji Miyachi, Asahi Sunac Corporation

INV German Forum- Measuring the Body Voltage While Performing the Walking Test.....210

Magdalena Hilkersberger, Reinhold Gärtner, Infineon Technologies AG; Wolfgang Stadler, Josef Niemesheim, Intel Deutschland GmbH; Jürgen Speicher, Wolfgang Warmbier GmbH & Co. KG

8A.1 Insights into the System Level IEC ESD Failure in High Voltage DeNMOS-SCR for Automotive Applications.....219

Nagothu Karmel Kranthi, Mayank Shrivastava, Indian Institute of Science; James Di Sarro, Rajkumar Sankaralingam, Gianluca Boselli, Texas Instruments, Inc.

8A.2 Electromagnetic Shielding Effectiveness of Conductive Compounds.....226

Toni Viheriäkoski, Cascade Metrology; Jan Järveläinen, Premix Oy; Pasi Tamminen, EDR&Medeso Oy; Jeremy Smallwood, Electrostatic Solutions Ltd.

8A.3 Spectral Analysis of IEC Generators for System Level Testing of RF Components.....234

Kathleen Muhonen, Luis Perez, Nathaniel Peachey, Qorvo

8A.4 Hot Plug-in: Test Method and HV Active Clamps.....243

Vladislav Vashchenko, David Marreiro, Slavica Malobabic, Maxim Integrated Corp.

8A.5 A New Current Probe for Measuring Transient Events under Data Traffic.....248

Omid Hoseini Izadi, DongHyun Kim, Missouri University of Science and Technology; David Pommerenke, Graz University of Technology

Manufacturing I

Moderator: Andy Nold, Teradyne

M.1 Shielding Effectiveness of ESD Protective Packaging.....256

John Werner, Piyush Kashyap, John Kinnear, IBM

M.2 Can Electrostatic Discharge Sensitive Electronic Devices be Damaged by Electrostatic Fields?.....263

Jeremy Smallwood, Electrostatic Solutions, Ltd.

M.3 A Thin Film Storage Device to Characterize the CDM Event Distribution of a Process.....270

Matt Lauderdale, Emmanuel Onyegam, Brad Smith, Jane Yater, NXP Semiconductors; Scott Ruth, AMD

Manufacturing II

Moderator: Robert Hank Mead, BAE Systems

M.4 Understanding Electrostatic Field Meter Field and Voltage Measurements from Conductors and Insulators.....280

Jeremy Smallwood, Electrostatic Solutions, Ltd.; Nicolas G. Green, University of Southampton; Kelly Robinson, Electrostatic Answers LLC

M.5 Statistical Characterization of ESD Through Solder Paste.....290

Junsoo (Steve) Paek, California Polytechnic University; Rita Fung, Richard Wong, Geronimo Filippini, Jeff Kondo, Allen Zhao, Cisco Systems, Inc.

Workshops

Workshops Chair – Ann Concannon, Texas Instruments, Inc., Santa Clara, CA

Workshop Session A

A.1: ESD Verification Tools: Are We There Yet?.....296

Stephen Fairbanks, SRF Technologies

A.2: Finding the Step Where ESD Failure Occurs in Manufacturing - Process Assessment Meets Event Detection.....297

Christopher Almeras, Raytheon

Workshop Session B

B.1: ESD Education in the Field.....298

Jay Skolnik, Skolnik Technical Training; Dana Beatty, XFabion, LLC

B.2: EMC Expert Panel.....299

Colin Brench; Ross Carlton, ETS-Lindgren; Vladimir Kraz, OnFILTER; David Pommerenke, Graz University of Technology; Robert Scully; Derek Walton, SSC Labs, Harry Reid Engineering Laboratory.

Biographies.....300

Past Awards and Presentations.....327