

2020 Forum for Specification and Design Languages (FDL 2020)

**Kiel, Germany
15-17 September 2020**



**IEEE Catalog Number: CFP2026E-POD
ISBN: 978-1-7281-8929-1**

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP2026E-POD
ISBN (Print-On-Demand):	978-1-7281-8929-1
ISBN (Online):	978-1-7281-8928-4
ISSN:	1636-9874

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com



15-17 September 2020, Kiel, Germany.

Table of Contents

Session 1: Models of Computation

- 1.1 Temporal Property-Based Testing of a Timed C Compiler using Time-Flow Graph Semantics 1
Saranya Natarajan and David Broman
- 1.2 A Language for Deterministic Coordination Across Multiple Timelines 9
Marten Lohstroh, Christian Menard, Alexander Schulz-Rosengarten, Matthew Weber, Jeronimo Castrillon and Edward A. Lee
- 1.3 Exploiting Dataflow Models for Parallel Simulation of Discrete Timed Systems 17
George Ungureanu, Rodolfo Jordão and Ingo Sander

Session 2: Synchronous Programming

- 2.1 The Sparse Synchronous Model 21
Stephen A. Edwards and John Hui
- 2.2 From Lustre to Graphical Models and SCCharts 29
Lena Grimm, Steven Smyth, Alexander Schulz-Rosengarten, Reinhard von Hanxleden and Marc Pouzet
- 2.3 A Hard Real Time Demonstrator for Dynamic Ticks and Timed SCCharts 37
Andreas Boysen, Alexander Schulz-Rosengarten and Reinhard von Hanxleden

Session 3: Theory and Control

- 3.1 An Algebra of Deterministic Propositional Acceptance Automata (DPAA) 45
Aurélien Lamerclerie and Benoît Caillaud
- 3.2 Synchronized Shared Memory and Procedural Abstraction: Towards a Formal Semantics of Blech 53
Friedrich Gretz, Franz-Josef Grosch, Michael Mandler and Stephan Scheele
- 3.3 Supervisory Control for Dynamic Feature Configuration in Product Lines 61
Michel Reniers and Sander Thuijsman



15-17 September 2020, Kiel, Germany.

Session 4: Hardware and Resource Management

- 4.1 Efficient Cross-Level Testing for Processor Verification: A RISC-V Case-Study 69
Vladimir Herdt, Daniel Große, Eyck Jentzsch and Rolf Drechsler
- 4.2 QRML: A Component Language and Toolset for Quality and Resource Management 76
Freek van den Berg, Václav Čamra, Martijn Hendriks, Marc Geilen, Petr Hnetynka, Fernando Manteca, Pablo Sánchez, Tomáš Bureš and Twan Basten
- 4.3 A Minimal RISC-V Vector Processor for Embedded Systems 84
Matthew Johns and Tom J. Kazmierski

Session 5: Machine learning for code: Representations, analysis and optimization

- 5.1 ComPy-Learn: A toolbox for exploring machine learning representations for compilers 88
Alexander Brauckmann, Andrés Goens and Jeronimo Castrillon
- 5.2 Machine Learning in Compilers: Past, Present and Future 92
Hugh Leather and Chris Cummins

Session 6: System-Level Design and Verification with SystemC AMS

- 6.1 Virtual Prototyping of Open Source Heterogeneous Systems with an Open Source Framework Featuring SystemC MDVP Extensions 100
François Pêcheux, Liliana Andrade, Marie-Minerve Louërat, Ilias Bournias, Roselyne Chotin and Daniela Genius
- 6.2 Beyond real number modeling: Comparison of analog modeling approaches 108
Wolfgang Scherr and Karsten Einwich
- 6.3 Bringing Uncertainties into System Simulation: A SystemC AMS Case Study 113
Carna Zivkovic, Christoph Grimm, Johannes Kölsch, Débora Short, Maximilian Ferstl, Dirk Denger, Daniel Krems and Andre Barisic