# 2020 IEEE 32nd International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2020)

Porto, Portugal 8 – 11 September 2020



**IEEE Catalog Number: ISBN:** 

CFP20307-POD 978-1-7281-9925-2

## Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

\*\*\* This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP20307-POD

 ISBN (Print-On-Demand):
 978-1-7281-9925-2

 ISBN (Online):
 978-1-7281-9924-5

ISSN: 1550-6533

### Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA

Phone: (845) 758-0400 Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



# 2020 IEEE 32nd International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD) SBAC-PAD 2020

## **Table of Contents**

Message from the General Chairs	
Message from the Program Chairs	
Message from the WAMCA 2020 General Chair	<b>xi</b> i
Organizing Committee	
Program Committee	
Steering Committee	
Reviewers	xvii
Sponsors	XX
Conference Papers	
Computer Architecture	
Exploiting Non-conventional DVFS on GPUs: Application to Deep Learning Francisco Mendes (Universidade de Lisboa), Pedro Tomás (Universidade de Lisboa), and Nuno Roma (Universidade de Lisboa)	1
Design Space Exploration of Accelerators and End-to-End DNN Evaluation with TFLITE-S Nicolas Bohm Agostini (Northeastern University), Shi Dong (Northeastern University), Elmira Karimi (Northeastern University), Marti Torrents Lapuerta (Barcelona Supercomputing Center), José Cano (University of Glasgow), José L. Abellán (Universidad Católica San Antonio de Murcia), and David Kaeli (Northeastern University)	OC 10
Hardware Multiversioning for Fail-Operational Multithreaded Applications Rico Amslinger (University of Augsburg), Christian Piatka (University of Augsburg), Florian Haas (University of Augsburg), Sebastian Weis (TTTech Auto Germany GmbH), Theo Ungerer (University of Augsburg), and Sebastian Altmeyer (University of Augsburg)	20
On-chip Parallel Photonic Reservoir Computing using Multiple Delay Lines	28

Online Sharing-Aware Thread Mapping in Software Transactional Memory
Optically Connected Memory for Disaggregated Data Centers
Networking and Distributed Systems
AIR: A Light-Weight Yet High-Performance Dataflow Engine based on Asynchronous Iterative Routing
An Optimal Model for Optimizing the Placement and Parallelism of Data Stream Processing  Applications on Cloud-Edge Computing
Evaluating Computation and Data Placements in Edge Infrastructures through a Common Simulator
Optimizing Green Energy Consumption of Fog Computing Architectures
Parallel Applications and Algorithms
Energy-Efficient Time Series Analysis Using Transprecision Computing

High Performance and Portable Convolution Operators for Multicore Processors
High-Performance Low-Memory Lowering: GEMM-based Algorithms for DNN Convolution 99 Andrew Anderson (Trinity College Dublin), Aravind Vasudevan (Trinity College Dublin), Cormac Keane (Trinity College Dublin), and David Gregg (Trinity College Dublin)
Optimized Transactional Data Structure Approach to Concurrency Control for In-Memory Databases
Reliable and Energy-aware Mapping of Streaming Series-parallel Applications onto Hierarchical Platforms
Scalable and Efficient Spatial-Aware Parallelization Strategies for Multimedia Retrieval
Scheduling Methods to Reduce Response Latency of Function as a Service
Selective Protection for Sparse Iterative Solvers to Reduce the Resilience Overhead
sputniPIC: An Implicit Particle-in-Cell Code for Multi-GPU Systems
Using Skip Graphs for Increased NUMA Locality
Performance Evaluation
A Fast and Concise Parallel Implementation of the 8x8 2D IDCT using Halide

Controlling Garbage Collection and Request Admission to Improve Performance of FaaS  Applications	175
On the Memory Underutilization: Exploring Disaggregated Memory on HPC Systems	.83
Predicting the Energy Consumption of CUDA Kernels using SimGrid	.91
TASO: Time and Space Optimization for Memory-Constrained DNN Inference	.99
XPySom: High-Performance Self-Organizing Maps	209
System Software	
A Robotic Communication Middleware Combining High Performance and High Reliability 2 Wei Liu (TuSimple), Hao Wu (TuSimple), Ziyue Jiang (TuSimple), Yifan Gong (TuSimple), and Jiangming Jin (TuSimple)	217
MASA-StarPU: Parallel Sequence Comparison with Multiple Scheduling Policies and Pruning2  Rafael A. Lopes (University of Brasilia), Samuel Thibault (INRIA  Bordeaux), and Alba C. M. A. Melo (University of Brasilia)	<u>2</u> 25
PSU: A Framework for Dynamic Software Updates in Multi-threaded C-Language Programs 2 Marcus Karpoff (Amazon), Jose Nelson Amaral (University of Alberta), Kai-Ting Amy Wang (Huawei Canada Research Centre), Rayson Ho (Huawei Canada Research Centre), and Brice Dobry (Futurewei Technologies)	233
Towards Communication Profile, Topology and Node Failure Aware Process Placement	<u>!</u> 41

## **WAMCA Workshop Papers**

OmpTracing: Easy Profiling of OpenMP Programs Vitoria Pinho (University of Campinas), Hervé Yviquel (University of Campinas), Marcio Machado Pereira (University of Campinas), and Guido Araujo (University of Campinas)	249
Analyzing the Loop Scheduling Mechanisms on Julia Multithreading	. 257
Performance Analysis and Optimization of the Vector-Kronecker Product Multiplication	. 265
JAMPI: A C++ Parallel Programming Interface Allowing the Implementation of Custom and Generic Scheduling Mechanisms	. <b>27</b> 3
Towards Pervasive Containerization of HPC Job Schedulers	. 281
Towards Profile-Guided Optimization for Safe and Efficient Parallel Stream Processing in Rust	. 289
Re-evaluation of Atomic Operations and Graph Coloring for Unstructured Finite Volume GPU Simulations	. 297
Extending Heterogeneous Applications to Remote Co-processors with rOpenCL	. 305
FFT Optimizations and Performance Assessment Targeted towards Satellite and Airborne Radar Processing  Maron Schlemon (German Aerospace Center) and Jamin Naghmouchi (Innovationsgesellschaft TU Braunschweig mbH)	. 313
A Highly Efficient SGEMM Implementation using DMA on the Intel/Movidius Myriad-2	. 321
	222