

2020 30th International Conference on Field-Programmable Logic and Applications (FPL 2020)

**Gothenburg, Sweden
31 August – 4 September 2020**



**IEEE Catalog Number: CFP20623-POD
ISBN: 978-1-7281-9903-0**

**Copyright © 2020 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP20623-POD
ISBN (Print-On-Demand):	978-1-7281-9903-0
ISBN (Online):	978-1-7281-9902-3
ISSN:	1946-147X

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

2020 30th International Conference on Field- Programmable Logic and Applications (FPL) FPL 2020

Table of Contents

Preface .xiv.....	
Message from the FPL Steering Committee .xv.....	
Organizing Committee .xvi.....	
Technical Program Committee .xviii.....	
Steering Committee .xxiii.....	
Additional Reviewers .xxiv.....	
Keynotes .xxviii.....	
Sponsors and Organizers .xxxiii.....	

Session F1: Architecture

High Bandwidth Memory on FPGAs: A Data Analytics Perspective .1.....	
<i>Kaan Kara (ETH Zurich, Switzerland), Christoph Hagleitner (IBM Research, Switzerland), Dionysios Diamantopoulos (IBM Research, Switzerland), Dimitris Syrivelis (IBM Research, Ireland), and Gustavo Alonso (ETH Zurich, Switzerland)</i>	
NERO: A Near High-Bandwidth Memory Stencil Accelerator for Weather Prediction Modeling .9..	
<i>Gagandeep Singh (Eindhoven University of Technology; ETH Zürich; IBM Research Europe, Zurich), Dionysios Diamantopoulos (IBM Research Europe, Zurich), Christoph Hagleitner (IBM Research Europe, Zurich), Juan Gomez-Luna (ETH Zürich), Sander Stuijk (Eindhoven University of Technology), Onur Mutlu (ETH Zürich), and Henk Corporaal (Eindhoven University of Technology)</i>	
Learn the Switches: Evolving FPGA NoCs with Stall-Free and Backpressure Based Routers .18...	
<i>Gurshaant Malik (University of Waterloo, Canada), Ian Elmor Lang (University of Waterloo, Canada), Rodolfo Pellizoni (University of Waterloo, Canada), and Nachiket Kapre (University of Waterloo, Canada)</i>	
RANTT: A RISC-V Architecture Extension for the Number Theoretic Transform .26.....	
<i>Emre Karabulut (North Carolina State University, USA) and Aydin Aysu (North Carolina State University, USA)</i>	

MCEA: A Resource-Aware Multicore CGRA Architecture for the Edge .33.....	
	<i>Guilherme Korol (Universidade Federal do Rio Grande do Sul (UFRGS), Brazil), Michael Guilherme Jordan (Universidade Federal do Rio Grande do Sul (UFRGS), Brazil), Marcelo Brandalero (Brandenburg University of Technology (B-TU), Germany), Michael Hübner (Brandenburg University of Technology (B-TU), Germany), Mateus Beck Rutzig (Universidade Federal de Santa Maria (UFSM), Brazil), and Antonio Carlos Schneider Beck (Universidade Federal do Rio Grande do Sul (UFRGS), Brazil)</i>
Endurance-Aware RRAM-Based Reconfigurable Architecture using TCAM Arrays .40.....	
	<i>João Paulo Cardoso de Lima (Federal University of Rio Grande do Sul (UFRGS), Brazil), Marcelo Brandalero (Brandenburg University of Technology, Germany), and Luigi Carro (Federal University of Rio Grande do Sul (UFRGS), Brazil)</i>

Session F2: Applications

HyperLogLog Sketch Acceleration on FPGA .47.....	
	<i>Amit Kulkarni (ETH Zurich, Switzerland), Monica Chiosa (ETH Zurich, Switzerland), Thomas B. Preußner (ETH Zurich, Switzerland), Kaan Kara (ETH Zurich, Switzerland), David Sidler (Microsoft Corporation, Redmond WA), and Gustavo Alonso (ETH Zurich, Switzerland)</i>
A Hardware/Software Co-Design of K-mer Counting Using a CAPI-Enabled FPGA .57.....	
	<i>Abbas Haghi (Barcelona Supercomputing Center (BSC), Spain), Lluç Alvarez (Barcelona Supercomputing Center (BSC), Spain / Universitat Politècnica de Catalunya (UPC), Spain), Jordà Polo (Barcelona Supercomputing Center (BSC), Spain), Dionysios Diamantopoulos (IBM Research Europe, Switzerland), Christoph Hagleitner (IBM Research Europe, Switzerland), and Miquel Moreto (Barcelona Supercomputing Center (BSC), Spain / Universitat Politècnica de Catalunya (UPC), Spain)</i>
An Adaptable High-Throughput FPGA Merge Sorter for Accelerating Database Analytics .65.....	
	<i>Philippos Papaphilippou (Imperial College London, UK), Chris Brooks (Dunhumbly, UK), and Wayne Luk (Imperial College London, UK)</i>

Session S1: Architecture

A High-Performance Out-of-Order Soft Processor Without Register Renaming .73.....	
	<i>Satoshi Mitsuno (The University of Tokyo, Japan), Junichiro Kadomoto (The University of Tokyo, Japan), Toru Koizumi (The University of Tokyo, Japan), Ryota Shioya (The University of Tokyo, Japan), Hidetsugu Irie (The University of Tokyo, Japan), and Shuichi Sakai (The University of Tokyo, Japan)</i>
TTA-SIMD Soft Core Processors .79.....	
	<i>Kati Tervo (Tampere University, Finland), Samawat Malik (Tampere University, Finland), Topi Leppänen (Tampere University, Finland), and Pekka Jääskeläinen (Tampere University, Finland)</i>

A Configurable TLB Hierarchy for the RISC-V Architecture .85.....
Nikolaos Charalampos Papadopoulos (National Technical University of Athens, Greece), Vasileios Karakostas (National Technical University of Athens, Greece), Konstantinos Nikas (National Technical University of Athens, Greece), Nectarios Koziris (National Technical University of Athens, Greece), and Dionisios N. Pnevmatikatos (National Technical University of Athens, Greece)

A Service-Oriented Memory Architecture for FPGA Computing .91.....
Joseph Melber (Carnegie Mellon University, USA) and James C. Hoe (Carnegie Mellon University, USA)

Session S2: Applications

FPGA Acceleration of Ray-Based Iterative Algorithm for 3D Low-Dose CT Reconstruction .98.....
Linjun Qiao (Peking University, China), Guojie Luo (Peking University, China), Wentai Zhang (Peking University, China), and Ming Jiang (Peking University, China)

On the Feasibility of TERO-Based True Random Number Generator on Xilinx FPGAs .103.....
Naoki Fujieda (Aichi Institute of Technology, Japan)

Accelerating Local Laplacian Filters on FPGAs .109.....
Shashwat Khandelwal (International Institute of Information Technology Hyderabad, India), Ziaul Choudhury (International Institute of Information Technology Hyderabad, India), Shashwat Shrivastava (International Institute of Information Technology Hyderabad, India), and Suresh Purini (International Institute of Information Technology Hyderabad, India)

A Seamless DFT/FFT Self-Adaptive Architecture for Embedded Radar Applications .115.....
Julien Mazuet (Thales LAS-France, France; Lab-STICC CNRS, Université de Bretagne Occidentale, France), Michel Narozny (Thales LAS-France, France), Catherine Dezan (Lab-STICC CNRS, France; Université de Bretagne Occidentale, France), and Jean-Philippe Diguët (Lab-STICC CNRS, France; Université de Bretagne, France)

Using DSP Slices as Content-Addressable Update Queues .121.....
Thomas B Preußner (ETH Zürich), Monica Chiosa (ETH Zürich), Alexander Weiss (Accemic Technologies, Germany), and Gustavo Alonso (ETH Zürich)

A Domain-Specific Architecture for Accelerating Sparse Matrix Vector Multiplication on FPGAs .127.....
Abhishek Kumar Jain (Xilinx Inc., USA), Hossein Omidian (Xilinx Inc., USA), Henri Fraise (Xilinx Inc., USA), Mansimran Benipal (Xilinx Inc., USA), Lisa Liu (Xilinx Inc., USA), and Dinesh Gaitonde (Xilinx Inc., USA)

Exploring FPGA Optimizations in OpenCL for Breadth-First Search on Sparse Graph Datasets .133
Atharva Gondhalekar (Virginia Tech, USA) and Wu-Chun Feng (Virginia Tech, USA)

Session F3: Synthesis and Testing

- A Deep-Learning Framework for Predicting Congestion During FPGA Placement .138.....
Dani Maarouff (University of Guelph, Canada), Ahmed Shamli (University of Guelph, Canada), Timothy Martin (University of Guelph, Canada), Gary Grewal (University of Guelph, Canada), and Shawki Areibi (University of Guelph, Canada)
- RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms .145.....
Niansong Zhang (Sun Yat-sen University, China), Xiang Chen (Sun Yat-sen University, China), and Nachiket Kapre (University of Waterloo, Canada)
- Timing-Driven Placement for FPGA Architectures with Dedicated Routing Paths .153.....
Stefan Nikolić (École Polytechnique Fédérale de Lausanne (EPFL), Switzerland), Grace Zgheib (Intel Corporation, USA), and Paolo lenne (École Polytechnique Fédérale de Lausanne (EPFL), Switzerland)
- LFTSM: Lightweight and Fully Testable SEU Mitigation System for Xilinx Processor-Based SoCs .162.....
Farah Abid (University of New South Wales, Australia), Darshana Jayasinghe (University of New South Wales, Australia), Sompasong Somsavaddy (Seeing Machines, Australia), and Sri Parameswaran (University of New South Wales, Australia)
- Using Novel Configuration Techniques for Accelerated FPGA Aging .169.....
Tanner Gaskin (Brigham Young University, USA), Hayden Cook (Brigham Young University, USA), Wesley Stirk (Brigham Young University, USA), Robert Lucas (Brigham Young University, USA), Jeffrey Goeders (Brigham Young University, USA), and Brad Hutchings (Brigham Young University, USA)

Session F4: Security

- Compact and Programmable yet High-Performance SoC Architecture for Cryptographic Pairings .. 176
Milad Bahadori (University of Helsinki, Finland) and Kimmo Järvinen (University of Helsinki, Finland)
- X-Attack: Remote Activation of Satisfiability Don't-Care Hardware Trojans on Shared FPGAs .185
Dina G. Mahmoud (EPFL, Switzerland), Wei Hu (Northwestern Polytechnical University, China), and Mirjana Stojilovic (EPFL, Switzerland)
- Side Channel Resistance at a Cost: A Comparison of ARX-Based Authenticated Encryption .193
Flora Coleman (Virginia Tech, USA), Behnaz Rezvani (Virginia Tech, USA), Sachin Sachin (Virginia Tech, USA), and William Diehl (Virginia Tech, USA)
- Lightweight Side-Channel Protection using Dynamic Clock Randomization .200.....
Benjamin Hettwer (Robert Bosch GmbH, Germany), Kallyan Das (Chemnitz University of Technology, Germany), Sebastien Leger (Robert Bosch GmbH, Germany), Stefan Gehrler (Robert Bosch LLC, USA), and Tim Güneysu (Ruhr University Bochum, Germany)

Session S3: Synthesis and Testing

- Automated Design of FPGAs Facilitated by Cycle-Free Routing .208.....
Ang Li (Princeton University, USA), Ting-Jung Chang (Princeton University, USA), and David Wentzloff (Princeton University, USA)
- Measuring the Accuracy of Layout Area Estimation Models of Tile-Based FPGAs in FinFET Technology .214.....
Sajjad Rostami Sani (Ryerson University, Canada), Farheen Fatima Khan (Ryerson University, Canada), Anas Razzaq (Ryerson University, Canada), and Andy Ye (Ryerson University, Canada)
- Precise Pointer Analysis in High-Level Synthesis .220.....
Nadesh Ramanathan (Imperial College London, UK), George A. Constantinides (Imperial College London, UK), and John Wickerson (Imperial College London, UK)
- Syncopation: Adaptive Clock Management for High-Level Synthesis Generated Circuits on FPGAs .225.....
Kahlan Gibson (University of British Columbia, Canada), Esther Roorda (University of British Columbia, Canada), Daniel Holanda Noronha (University of British Columbia, Canada), and Steve Wilton (University of British Columbia, Canada)

Session S4: Security

- Power Wasting Circuits for Cloud FPGA Attacks .231.....
George Provelengios (University of Massachusetts Amherst, USA), Daniel Holcomb (University of Massachusetts Amherst, USA), and Russell Tessier (University of Massachusetts Amherst, USA)
- Secret Sharing MPC on FPGAs in the Datacenter .236.....
Pierre-Francois Wolfe (Boston University, USA), Rushi Patel (Boston University, USA), Robert Munafo (Boston University, USA), Mayank Varia (Boston University, USA), and Martin Herbordt (Boston University, USA)
- Mask Scrambling Against SCA on Reconfigurable TBOX-Based AES .243.....
João Carlos Resende (Instituto Superior Técnico - Universidade de Lisboa / INESC-ID, Portugal), Ricardo J. R. Maçãs (Instituto Superior Técnico - Universidade de Lisboa / INESC-ID / INESC-MN, Portugal), and Ricardo Chaves (Instituto Superior Técnico - Universidade de Lisboa / INESC-ID, Portugal)
- FLASH: FPGA Locality-Aware Sensitive Hash for Nearest Neighbor Search and Clustering Application .249.....
Wei Yan (Washington University in St. Louis, USA), Fatemeh Tehranipoor (Santa Clara University, USA), Xuan Zhang (Washington University in St. Louis, USA), and John Chandy (University of Connecticut, USA)

Session F5: AI, Vision & Robotics

- A Winograd-Based CNN Accelerator with a Fine-Grained Regular Sparsity Pattern .254.....
Tao Yang (Shanghai Jiao Tong University, China), Yunkun Liao (Shanghai Jiao Tong University, China), Jianping Shi (SenseTime Group Limited, China), Yun Liang (Peking University, China), Naifeng Jing (Shanghai Jiao Tong University, China), and Li Jiang (School of Electronic Information and Electrical Engineering/ MoE Key Lab of Artificial Intelligence, AI Institute, Shanghai Jiao Tong University, China)
- Dynamically Growing Neural Network Architecture for Lifelong Deep Learning on the Edge .262
Duvindu Piyasena (Nanyang Technological University, Singapore), Miyuru Thathsara (Nanyang Technological University, Singapore), Sathursan Kanagarajah (Nanyang Technological University, Singapore), Siew Kei Lam (Nanyang Technological University, Singapore), and Meiqing Wu (Nanyang Technological University, Singapore)
- FP-Stereo: Hardware-Efficient Stereo Vision for Embedded Applications .269.....
Jieru Zhao (Hong Kong University of Science and Technology, China), Tingyuan Liang (Hong Kong University of Science and Technology, China), Liang Feng (Alibaba Group, China), Wenchao Ding (Hong Kong University of Science and Technology, China), Sharad Sinha (India Institute of Technology Goa, India), Wei Zhang (Hong Kong University of Science and Technology, China), and Shaojie Shen (Hong Kong University of Science and Technology, China)
- A High Throughput MobileNetV2 FPGA Implementation Based on a Flexible Architecture for Depthwise Separable Convolution .277.....
Justin Knapheide (Fraunhofer Institute for Telecommunications, Heinrich Hertz Institute, Germany), Benno Stabernack (Fraunhofer Institute for Telecommunications, Heinrich Hertz Institute, Germany), and Maximilian Kuhnke (Fraunhofer Institute for Telecommunications, Heinrich Hertz Institute, Germany)
- Hardware Acceleration of Monte-Carlo Sampling for Energy Efficient Robust Robot Manipulation .284.....
Yanqi Liu (Brown University, USA), Giuseppe Calderoni (Politecnico di Torino, Italy), and Ruth Iris Bahar (Brown University, USA)
- LogicNets: Co-Designed Neural Networks and Circuits for Extreme-Throughput Applications .291
Yaman Umuroglu (Xilinx, Ireland), Yash Akhauri (Xilinx, Ireland), Nicholas James Fraser (Xilinx, Ireland), and Michaela Blott (Xilinx, Ireland)

Session S5: AI, Vision & Robotics

- An FPGA-Based Low-Latency Accelerator for Randomly Wired Neural Networks .298.....
Ryosuke Kuramochi (Tokyo Institute of Technology, Japan) and Hiroki Nakahara (Tokyo Institute of Technology, Japan)

FPGA Accelerator for Stereo Vision using Semi-Global Matching through Dependency Relaxation .304.....
Shashwat Shrivastava (International Institute of Information Technology, Hyderabad, India), Ziaul Choudhury (International Institute of Information Technology, Hyderabad, India), Shashwat Khandelwal (International Institute of Information Technology, Hyderabad, India), and Suresh Purini (International Institute of Information Technology, Hyderabad, India)

Agile Autotuning of a Transprecision Tensor Accelerator Overlay for TVM Compiler Stack .310.
Dionysios Diamanopoulos (IBM Research Europe, Switzerland), Burkhard Ringlein (IBM Research Europe, Switzerland), Mitra Purandare (IBM Research Europe, Switzerland), Gagandeep Singh (Eindhoven University of Technology, Netherlands), and Christoph Hagleitner (IBM Research Europe, Switzerland)

Caffe Barista: Brewing Caffe with FPGAs in the Training Loop .317.....
Diederik Adriaan Vink (Imperial College London, UK), Aditya Rajagopal (Imperial College London, UK), Stylianos I. Venieris (Samsung AI Centre, Cambridge UK), and Christos-Savvas Bouganis (Imperial College London, UK)

Session S6: Tools, Technology, and Other

A 171k-LUT Nonvolatile FPGA using Cu Atom-Switch Technology in 28nm CMOS .323.....
Ryusuke Nebashi (NEC Corporation, Japan), Naoki Banno (NEC Corporation, Japan), Makoto Miyamura (NEC Corporation, Japan), Xu Bai (NEC Corporation, Japan), Kazunori Funahashi (NEC Corporation, Japan), Koichiro Okamoto (NEC Corporation, Japan), Noriyuki Iguchi (NEC Corporation, Japan), Hideaki Numata (NEC Corporation, Japan), Tadahiko Sugibayashi (NEC Corporation, Japan), Toshitsugu Sakamoto (NEC Corporation, Japan), and Munehiro Tada (NEC Corporation, Japan)

Partial Reconfiguration for Design Optimization .328.....
Marie Nguyen (Carnegie Mellon University, USA), Nathan Serafin (Carnegie Mellon University, USA), and James C. Hoe (Carnegie Mellon University, USA)

Weighing Up the New Kid on the Block: Impressions of using Vitis for HPC Software Development .335.....
Nick Brown (EPCC at the University of Edinburgh, UK)

A Digital Root Based Modular Reduction Technique for Power Efficient, Fault Tolerance in FPGAs .341.....
Richard Dorrance (Intel, USA), Andrey Belogolov (Intel, USA), Hechen Wang (Intel, USA), and Xue Zhang (Intel, USA)

Characterizing Latency Overheads in the Deployment of FPGA Accelerators .347.....
Ryan A. Cooke (University of Warwick, UK) and Suhaib A. Fahmy (University of Warwick, UK)

PhD Forum

Efficient Ab-Initio Molecular Dynamic Simulations by Offloading Fast Fourier Transformations to FPGAs .353.....	
<i>Arjun Ramaswami (Paderborn University, Germany), Tobias Kenter (Paderborn University, Germany), Thomas D. Kühne (Paderborn University, Paderborn), and Christian Plessl (Paderborn University, Paderborn)</i>	
Design for ReConfigurability: An Electronic System Level Methodology to Exploit Reconfigurable Platforms .355.....	
<i>Gabriella D'Andrea (Università degli Studi dell'Aquila, Italy) and Luigi Pomante (Università degli Studi dell'Aquila, Italy)</i>	
High-Speed Chromatic Dispersion Compensation Filtering in FPGAs for Coherent Optical Communication .357.....	
<i>Cheolyong Bae (Linköping University, Sweden) and Oscar Gustafsson (Linköping University, Sweden)</i>	
Acceleration of Simulation Models Through Automatic Conversion to FPGA Hardware .359.....	
<i>Frans Skarman (Linköping University, Sweden), Oscar Gustafsson (Linköping University, Sweden), Daniel Jung (Linköping University, Sweden), and Mattias Krysanter (Linköping University, Sweden)</i>	
Securing FPGA Accelerators at the Electrical Level for Multi-tenant Platforms .361.....	
<i>Tuan La (The University of Manchester, UK), Kaspar Matas (The University of Manchester, UK), Khoa Pham (The University of Manchester, UK), and Dirk Koch (The University of Manchester, UK)</i>	
Resource Elastic Database Acceleration .363.....	
<i>Kristiyan Manev (University of Manchester, UK) and Dirk Koch (University of Manchester, UK)</i>	
Transparent Integration of a Dynamic FPGA Database Acceleration System .365.....	
<i>Kaspar Mätas (University of Manchester, UK) and Dirk Koch (University of Manchester, UK)</i>	

Demo Night

Executing ARMv8 Loop Traces on Reconfigurable Accelerator via Binary Translation Framework.... 367	
<i>Nuno Paulino (INESC TEC and the University of Porto, Portugal), João Canas Ferreira (INESC TEC and the University of Porto, Portugal), João Bispo (INESC TEC and the University of Porto, Portugal), and João M.P. Cardoso (INESC TEC and the University of Porto, Portugal)</i>	
A Self-Compilation Flow Demo on FOS – The FPGA Operating System .368.....	
<i>Khoa Pham (The University of Manchester, UK), Anuj Vaishnav (The University of Manchester, UK), Joseph Powell (The University of Manchester, UK), and Dirk Koch (The University of Manchester, UK)</i>	
Demo: A Closer Look at Malicious Bitstreams .369.....	
<i>Tuan La (The University of Manchester, UK), Kaspar Matas (The University of Manchester, UK), Joseph Powell (The University of Manchester, UK), Khoa Pham (The University of Manchester, UK), and Dirk Koch (The University of Manchester, UK)</i>	

RISC-V FPGA Platform Toward ROS-Based Robotics Application .370.....	
<i>Jaewon Lee (Georgia Institute of Technology, USA), Hanning Chen</i>	
<i>(Georgia Institute of Technology, USA), Jeffrey Young (Georgia</i>	
<i>Institute of Technology, USA), and Hyesoon Kim (Georgia Institute of</i>	
<i>Technology, USA)</i>	
Demonstrating Reduced-Voltage FPGA-Based Neural Network Acceleration for Power-Efficiency ...	
371	
<i>Erhan Baturay Onural (TOBB ETÜ), Ismail Emir Yuksel (TOBB ETÜ), and</i>	
<i>Behzad Salami (Barcelona Supercomputing Center (BSC))</i>	
Author Index 373	